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ABSTRACT
This thesis developed a robust electronic interface package for the Naval
Postgraduate School (NPS) Middle Ultraviolet Spectrograph (MUSTANG)
experiment. The MUSTANG instrument was designed to observe atmospheric
emissions in the 1800A to 3400A wavelength region. MUSTANG has flown
along with a Naval Research Laboratory (NRL) instrument on a NASA sounding
rocket experiment, and is scheduled to fly on two more sounding rockets prior to
integration on an Air Force satellite. Data from these experiments will test a
new technique for measuring global ionospheric electron densities on a real-time
basis. The electronic interface links the MUSTANG instrument with the Aydin
Vector MMP-600 Series Pulse Code Modulation Encoder in the sounding rocket
telemetry section. Analog data from MUSTANG is digitized and buffered in the
electronic interface to support asynchronous transfer to telemetry. Digitized
MUSTANG data is telemetered to a ground station during rocket flight. This
electronic interface circuit was thoroughly tested during payload integration with
NASA. Ground Support Equipment (GSE) was extensively revised to support
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The MUSTANG instrument was developed at the Naval Postgraduate School
in response to a research requirement for defense environmental satellites put
forth by the Joint Chiefs of Staff. Reference 1, the Joint Chiefs of Staff
Memorandum MJCS 154-86, was published on March 21, 1986. It listed
Measurement of the Electron Density of the Earth's Ionosphere as the fifth
highest priority research area out of 50 research requirements. Development of
many modern high frequency (HF) military systems requires an accurate
knowledge of ionospheric electron densities. HF electromagnetic waves used by
these military systems are reflected and bent by the ionosphere. Research is
presently being conducted to relate knowledge of the ionospheric electron density
to the following areas.
• High Frequency Radio Communications
• Over-The-Horizon Radar Systems
• Ballistic Missile Early Warning Systems
• Ground Wave Emergency Network
Current electron density measurements of the ionosphere are made from
ground-based radar systems or ionosonde stations. These measurements do not
give a global picture of the ionosphere composition. The ideal measurement
platform would be based on a satellite where constant observations can be taken.
A spaced-based ionosonde measurement platform is impractical due to size and
power restrictions. A passive measurement platform is necessary for satellite
based observations.
Scientists at the Naval Research Laboratory (NRL) and the Naval
Postgraduate School (NPS) are working on passive methods of measuring the
electron density of the ionosphere. They currently believe that by measuring
specific atmospheric emissions, they can infer ionospheric electron densities
from photochemical models of the ionosphere. Reference 2 provides more
information on this work.
The NRL HIRAAS instrument is a Rowland Circle Spectrograph which
provides passive measurement of the ionosphere in the 500A to 1500A
wavelength region. The NPS MUSTANG instrument is an Ebert-Fastie Middle
Ultraviolet Spectrograph which provides passive measurement of the ionosphere
in the 1800A to 3400A wavelength region. The two instruments together have
been successfully launched on the National Aeronautics and Space Administration
(NASA) rocket experiment number 36.053DE in March of 1990. The two-stage
Terrier-Black Brant launch vehicle was launched with the two instruments from
White Sands Missile Range in New Mexico. HIRAAS data was recorded on
electrographic film during flight, and MUSTANG data was telemetered to a
ground station. Observations were made from an altitude of 100 to 320km and
the data recovered were excellent.
The success of this rocket flight led to the scheduling of an additional flight
on NASA rocket experiment number 36.088DE to launch in February 1992.
Additionally, a contract has recently been awarded for an Air Force satellite,
P9 1-1,which will carry HIRAAS and MUSTANG into low earth orbit to make
ionospheric observations from space for at least a year. The satellite is to be
launched in the Fall of 1995.
Several changes and modifications to the MUSTANG instrument were
necessary to prepare it for the next NASA sounding rocket launch. Specifically,
a revision in the electronics interface was necessary to prevent a data loss which
had occurred on the first flight. The redesign of this interface as well as
modifications made to the MUSTANG ground support equipment to support the
upcoming launch is the subject of this thesis.
Chapter II documents the operational characteristics of the MUSTANG
instrument itself, as well as the telemetry and support equipment provided by
NASA as part of the sounding rocket experiment.
Chapter III investigates and identifies problems with the electronic interface
package from the first sounding rocket launch. Areas where changes are
necessary or new modifications are desired are identified.
Chapter IV provides an in-depth development of the design of the revised
electronic interface package.
Chapter V documents the operation of all of the MUSTANG ground support
equipment (GSE). This includes the Macintosh II computer, data acquisition
boards, electronic interfaces, and all necessary software. This chapter serves as a
reference for operation of the MUSTANG GSE, and documents improvements
made to the equipment as a result of this thesis.
Chapter VI discusses the design and manufacture of the flight components of
the electronic interface including the printed circuit boards and the flight box
enclosure for the circuit.
Chapter VII presents all testing done on the interface circuit to validate its
proper operation prior to flight.
Chapter VIII presents conclusions and recommendations for future projects
associated with the MUSTANG instrument in the field of Electrical Engineering.
II. MUSTANG PAYLOAD AND SOUNDING ROCKET
COMPONENTS
The MUSTANG and HIRAAS instruments are launched on a NASA Termer
Black Brant sounding rocket. The major sections of the sounding rocket are
shown in Figure 2-1. The Experiment section is under vacuum at the time of
launch, and a door on the aft bulkhead opens at altitude to allow the instruments
to make their observations. The major components of the MUSTANG
instrument and the sounding rocket data collection and support system are
described in this chapter.
The entire MUSTANG instrument is physically located in the Experiment
section of the sounding rocket. The instrument consists of a middle ultraviolet
spectrograph, an ITT image intensifies a Hamamatsu linear image sensor with
associated electronics and an electronic interface circuit. The construction of the
electronic interface circuit is the subject of this thesis and is described in detail
in the following chapters. All other components of the MUSTANG instrument
are described in the following sections of this chapter.
The sounding rocket data collection and support system consists of a Pulse
Code Modulation (PCM) encoder, a transmitter and an electric power
distribution system. The instrument power supply is located in the High Voltage
(HV) section, and provides DC electric power to the rocket payload. The PCM
encoder and transmitter are located in the telemetry (T/M) section of the rocket.
All of these subsystems are described in this chapter.
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Figure 2-1 Sounding Rocket Configuration Block Diagram
A. MUSTANG INSTRUMENT
The MUSTANG instrument consists of a l/8th m off-axis telescope, a l/8th
m Ebert-Fastie spectrograph with a photo-detector system located at the exit
focal plane and an electronic interface circuit. The optical equipment was
designed at NPS and fabricated by Research Support Instruments, Inc. The
interface circuit was designed and constructed at NPS as a result of this thesis. A
mechanical drawing of the instrument is shown in Figure 2-2, and a photograph
of the flight-ready MUSTANG payload is shown in Figure 2-3.
Figure 2-2 Mechanical Drawing of MUSTANG Instrument [After
Ref. 3:p. 17]
Figure 2-3 Flight-Qualified MUSTANG Payload
1. Ebert-Fastie Spectrograph
Ultraviolet light entering the telescope is collected by a l/8th m spherical
mirror. The mirror focuses the light onto a 5mm by 140p.m vertical entrance
slit. The Ebert mirror collimates the light onto a reflective diffraction grating.
The grating reflects the collimated light back to the Ebert mirror where it is then
focused onto the image intensifier at the spectrograph focal plane. Light incident
on the image intensifier has a bandwidth of 1800A to 3400A [Ref. 3:p. 18].
2. ITT Image Intensifier
The image intensifier is an ITT F4145 Proximity Focused Channel
Intensifier Tube with Dual MicroChannel Plates. Technical Data for the ITT
device is included in Appendix M. It consists of a quartz input window, a cesium
telluride (CsTe) photo-cathode, two microchannel plates (MCP) in cascade, an
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aluminum screen coated with phosphor, and a fiber optic output window. The
purpose of this device is to convert the incoming ultraviolet (UV) photons to
visible photons so that they can be detected by the image sensor. UV Photons at
the exit focal plane of the spectrograph strike the photo-cathode which cause
photo-electrons to be generated. These electrons are accelerated down the MCP
by an accelerating voltage. An electron avalanche occurs resulting in
approximately 15,000 electrons produced for every one entering the MCP. An
additional accelerating voltage accelerates the electrons to the phosphor screen
where visible photons are produced [Ref. 3:p. 19]. The accelerating voltage
across the MCP and the phosphor screen determines the gain of the MUSTANG
instrument. It is produced by a high voltage power supply using a control
voltage generated in the interface circuit. Technical data on the high voltage
power supply is included in Appendix C.
B. HAMAMATSU LINEAR IMAGE SENSOR
The Hamamatsu S2300-512F Plasma-Coupled Device (PCD) Linear Image
Sensor is a monolithic self-scanning photodiode array. Technical Data for this
device is included in Appendix A. The photodiodes are highly sensitive to light
in the 4000A to 10000A wavelength region as depicted in Figure 3 of Appendix
A. Photons emitted from the image intensifier phosphor screen have a
distribution in wavelength from 4750A to 6000A, and are sensed by the PCD
image sensor [Ref. 4:p. 32]. The output window of the image intensifier and the
PCD image sensor window are both made of fiber optic material. The two
devices are placed physically in contact with each other in the MUSTANG
instrument. With this arrangement, the UV spectrum in the 1800A to 3400A
wavelength region can be observed by the MUSTANG instrument.
The monolithic PCD linear image sensor can be broken down into three
basic parts: a 25mm by 5mm photosensitive area, a PCD shift register transfer
section, and an output section. The operation of the device is described in the
following sections of this chapter. Figure 1 of Appendix A is a block diagram of
the device.
1. Light-Sensitive Section
This section consists of 512 p-n junction photodiodes arranged in linear
array with spacing characteristics depicted in Figure 2 of Appendix A. The
photodiodes are 36[im wide and 5mm tall. There is a spacing of 14|im between
adjacent photodiodes which corresponds to a 50pxn spacing between the centers
of adjacent photodiodes. They perform two functions. First, they convert the
optical energy of the incident photons into electrical energy. Second, they store
this electrical energy in the form of charge stored in a capacitor. The
photodiodes are manufactured to have a high sensitivity to photons of visible
wavelength, and a low dark current. The dark current is caused by charge
accumulated in the photodiodes when not exposed to any light. The dark current
is a linear function of temperature, doubling with every 7°C rise in temperature
[Ref.5].
2. PCD Shift Register Transfer Section
This section of the detector provides the means for successively reading
out the charge stored on each of the photodiodes. Hooked conductance
transistors (HCDTs) make up the digital shift register. They are arranged in a
linear fashion on the silicon substrate. When the proper phase clocking pulses
are provided to the shift register, the HCDTs provide a negative address pulse
which ripples down the array of switching transistors shown in Figure 1 of
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Appendix A. The shift register uses the semiconductor plasma that is generated
and destroyed in the silicon substrate as a result of carrier accumulation. Proper
phasing of input clock pulses allows this plasma to transfer the state of the shift
register down the array of 512 HCDTs. This plasma coupling transfer principle
has a very slim operating margin; therefore, the Hamamatsu Driver/Amplifier
circuit is utilized to generate the proper phasing signals. Reference 5 provides a
more detailed description of the operating principles employed in the plasma-
coupled device linear image sensor. The driver/amplifier circuit is described in
more detail in a following section.
3. Output Section
This section applies the address pulses generated by the shift register to
each photodiode in succession. This allows the charge on each photodiode to be
read out in series. A bank of 512 bipolar pnp switching transistors is used for
this purpose. When the negative address pulse is applied to the base of a
particular switching transistor, the transistor turns on and couples the charge
stored on its associated photodiode to the common output line. Reference 5
refers to this common output line as the video signal line.
C. HAMAMATSU DRIVER/AMPLIFIER CIRCUIT
The C2325 series low-noise driver/amplifier circuit was developed by
Hamamatsu specifically for use with the PCD linear image sensors. The circuit
generates the start pulse for beginning the scan of the detector. It generates the
proper three-phase clock to drive the PCD and it contains the charge amplifier
used to process the video signal in the integration mode. The driver/amplifier
board consists of three basic parts. The controller section generates all necessary
control signals. The driver section scans the PCD image sensor. The amplifier
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section processes the video data signal [Ref. 5]. Technical data for the
driver/amplifier circuit is given in Appendix B. The circuit diagram is in Figure
4 of Appendix B.
1. Controller Section
The controller section receives two input signals from the MUSTANG
interface circuit. One is a system clock which is the same as the Bit Clock
received from the PCM encoder. The other is the positive Start signal which
indicates the time for the start of a new scan of the image sensor. The controller
passes these two signals to the driver section, and generates two output signals of
its own. One output is the Trigger signal which indicates when the Video Data
signal for each photodiode is valid. The Trigger signal is high for one period of
the input Bit Clock indicating that the analog voltage is valid. It is low for the
next three periods of the Bit Clock while the next photodiode is read out. A
summary of the signals that are either used by, or supplied from the
driver/amplifier circuit is given is Figure 2-4. An End of Scan, BEOS, signal is
also generated by the controller, and it indicates that the last photodiode in the
array has been read. This signal is not used in the MUSTANG application.
The frequency of the Bit Clock determines the rate at which the
photodiodes are read out. A new one is read out every four periods of the bit
clock. The frequency of the Start signal determines how long charge is allowed
to accumulate in the photodiodes. After each photodiode is read out, the video
signal is reset to ground. The photodiode begins to accumulate charge again
until it is scanned in the next cycle. The time between reading the photodiode in
one data frame to reading the same photodiode in the next frame is the same as
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The driver section receives the Bit Clock and positive Start pulse from
the controller. It generates the proper three-phase clock. It also generates a
negative Start pulse which is properly synchronized to the three-phase clock in
order to begin the scan. The amplitude and the phase relationship of each phase
of the three-phase clock are vital to the proper operation of the PCD shift
register. These parameters must fall within a specific operating margin in order
for the HCDT array to be able to pass the active state from one to the next
adjacent HCDT. The Hamamatsu driver/amplifier board is matched to the
appropriate PCD linear image sensor, so the user need not worry about
generation of the proper clock phases and start sequence [Ref. 5:p. 2].
3. Amplifier Section
The amplifier section processes the video signal produced by the PCD
image sensor integrated circuit. The processed video signal is referred to as the
Video Data signal. Two methods are available to process the raw charge signal
read out of the photodiode. The current-detection method uses a resistive load,
but is nonlinear and suffers from a time skew problem; therefore, it is not used.
The current-integration method uses a charge amplifier, and is utilized in the
driver/amplifier circuit. The total current from the photodiode is fed to an
operational amplifier in an integrator configuration. This integrated current
signal has excellent linearity, even for very low-level outputs.
Most of the photodiode charge is read out in the first several hundred
nanoseconds, so the Video Data signal has a rectangular shape with a rounded
rising edge. This produces an analog signal that is stable for most of the 20|is
period. The Trigger output signal is enabled when the Video Data signal is at its
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most stable point. The Trigger signal is used by the interface circuit to start
analog-to-digital conversion as described in Chapter IV. The amplifier section
applies a reset pulse to the Video Data signal to discharge it to ground following
the falling edge of the trigger signal. This allows the next photodiode to be read
out accurately. It also fully discharges the current photodiode so that it may
again begin accumulating charge for the next readout cycle [Ref. 5:p. 5].
D. PCM ENCODER COMPONENTS
The Aydin Vector MMP-600 Series Pulse Code Modulation (PCM) encoder
performs two basic functions. It provides all necessary clock synchronization
signals to the experiments, and it collects any analog or digital data to be
transmitted to the ground station during the sounding rocket flight. The PCM
encoder for a particular sounding rocket mission is formed from a library of
separate standard modules. The library is maintained at NASA Wallops Flight
Facility in Wallops Island, Virginia. The modules are bolted together into what
is known as the PCM stack. Only the PCM encoder modules which are pertinent
to experiment data collection from the MUSTANG payload will be discussed in
the following sections. For a full explanation of all available PCM modules, see
Reference 6.
1. PX-628 Power Supply
The PX-628 Power Supply module is placed at one end of the stack. It
serves two purposes. This module accepts +28V power from the rocket
electrical distribution system and converts it to all DC voltages necessary to
power the different modules in the stack. It also provides the master system Bit
Clock to the modules in the stack. The Bit Clock frequency is programmable via
several input pins on this module. Available bit rates are 800, 400, 200, 100, 50,
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25, 12.5 and 6.25 kilobits per second (kbps). The 200kbps bit rate is used on this
sounding rocket flight.
2. PR-614 Processor
The PR-614 Processor module contains the control circuitry for the
entire PCM stack. The module executes the software program stored in the
erasable programmable read-only memory (EPROM) in the end plate module. It
controls the synchronization, timing and operation of the entire sounding rocket
system.
3. TM-615P Timer
The TM-615P Timer module performs two major functions. The first
function is to produce the Word Clock and Frame Clock from the system Bit
Clock. Eight, nine or ten-bit words are programmable in the timer module.
Ten-bit data words are used for this sounding rocket flight. The Word Clock
signal provides a pulse every ten cycles of the Bit Clock. The structure of the
data frame is also controlled by the EPROM software program. The Frame
Clock provides a single positive pulse at the beginning of each new frame of
data. All of the clock synchronization signals produced by the timer module are
shown in Figure 2-5.
The second function of the timer module is to serialize the ten-bit digital
data words prior to sending them to the transmitter. Digital data can enter the
timer module from two sources. Data can come from an analog-to-digital
converter module in the PCM stack. Data can also come from the digital
multiplexer module discussed in the following section. The data words are
serialized by use of the Word Clock and Bit Clock. The bit stream is then















Figure 2-5 PCM Encoder Clock Synchronization Signals
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to-zero, nonreturn-to-zero and bipolar data types are programmable in the timer
module. The properly formatted data bit stream is then sent to the sounding
rocket modulator and transmitted via an RF downlink to the ground station.
Binary digital data is transmitted to the ground station in structured
frames. Each frame is separated in the PCM encoder by use of the Frame Clock.
A frame of data corresponds to 1024 ten-bit words. 512 words in the frame are
for the MUSTANG experimental data. The remaining 512 words are
synchronizing words and Housekeeping data from various rocket systems.
Format of the PCM communication frame is shown in Figure 2-6. The first 14
data words in the frame correspond to Housekeeping data. The next 16 words
are the first 16 pixels in the MUSTANG spectrum. This cycle continues to the
end of the frame as indicated in Figure 2-6. Several of the Housekeeping words
in the PCM communication matrix are of particular concern to the MUSTANG
instrument. They indicate when normal and high voltage power are applied to
the instrument, and whether low or high gain is selected. These data words can
be stripped out of the PCM matrix and monitored during rocket flight to
determine the status of the MUSTANG instrument. The Housekeeping words of
interest to the MUSTANG are indicated in Figure 2-6.
4. PD-629 30-Input Parallel Digital Data Multiplexer
The PD-629 digital multiplexer collects digital data from the
MUSTANG payload in the form of parallel ten-bit words. It sends an Enable
signal to the MUSTANG at the appropriate time in the PCM communication
frame shown in Figure 2-6. The Enable signal tells the MUSTANG that the
PCM encoder is ready to accept its data. The relationship of the Enable signal to
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Figure 2-6 PCM Communication Frame Matrix [After Ref. 4:p. 16]
19
high for 16 cycles of the Word Clock to collect 16 data words from MUSTANG,
and then it goes low for 16 cycles to collect data from elsewhere in the rocket.
The discrepancy with the falling edge of this Enable signal is discussed in detail
in Chapter III. The method in which this module collects the data from
MUSTANG is fully discussed in Chapter IV.
5. EP-612 End Plate
The EP-612 End Plate module attaches to the PCM stack at the end
opposite to the power supply module. It contains the 256 by 8-bit EPROM
which has been loaded with the software program to control the PCM encoder
for the particular mission. A new EPROM is programmed for each specific
sounding rocket flight.
E. ROCKET POWER DISTRIBUTION
Power is supplied to the Experiment section of the rocket from a +28V
battery located in the T/M section. The rocket switches to internal battery power
approximately 30 seconds prior to lift off. The battery is capable of supplying
the necessary power for the rocket payloads for the entire flight duration. The
rocket supplies two separate +28V power lines to the MUSTANG instrument. A
timer in the T/M section controls when these power lines become energized.
One +28V line supplies normal power to the MUSTANG instrument, and the
other line supplies power to the high voltage circuitry. Each +28V supply is
converted to +15V, -15V and +5V with two DC-to-DC converters located in the
HV section of the rocket (see Figure 2-2).
The ±15V and +5V are distributed to the proper portions of the MUSTANG
payload through a relay board which is also located in the HV section of the
20
rocket. T/M timers are programmed so that instrument power is applied 85
seconds and high voltage power 96 seconds after the rocket launch.
21
III. PROBLEMS FROM PREVIOUS TEST FLIGHT
MUSTANG was launched on a sounding rocket from White Sands Missile
Range in March 1990, on NASA flight number 36.053DE. The measurements of
ultraviolet emissions in the earth's ionosphere recovered by the MUSTANG
instrument as a result of this flight are the best data that the scientific community
has seen to date in the 1 800-3400A wavelength region. Despite the success of the
mission, there were some problems with data dropouts. Several Naval
Postgraduate School theses have analyzed these data. The cause of the data loss
was believed to be in the design of the electronic interface circuit. This belief
was confirmed as a result of tests conducted on the electronic interface. These
test results are reported in Chapter VI. The primary goal of this thesis is to
redesign the electronic interface circuit so that it will provide the most reliable
data possible from the 1800-3400A wavelength region of the ultraviolet
spectrum. To design a better interface, a full understanding of the problems and
limitations of the existing electronic interface was necessary.
A. LEAST SIGNIFICANT BIT OF THE DATA WAS NOT USED
The least significant bit (LSB) of data was not used in the last flight, although
it was digitized by the Analog-to-Digital (A/D) converter. Figure 3-3 of
Reference 4 shows that the LSB had been grounded in the interface circuit. This
was primarily due to the circuit components which had to be acquired in a
relatively short time, prior to the rocket flight. A 12-bit A/D converter was the
most readily available device that could perform the data conversion in the
required amount of time. A single nine-bit First-in-First-out (FIFO) memory
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chip was used for memory storage. The Aydin Vector MMP-600 PCM Encoder
was configured to accept ten-bit words from the MUSTANG payload. This
meant that the last two bits of the digital word produced by the A/D converter
had to be truncated. The availability of only a single nine-bit FIFO memory
device meant that an additional bit had to be truncated. As a result, the tenth bit
was discarded, and is zero in the data words recovered from the last MUSTANG
flight.
This was not necessarily a problem with the original interface circuit, but
rather an unnecessary hardware-imposed limitation. It was a limitation in the
resolution of the data caused by the electronic interface circuit, and not required
by the PCM encoder provided by NASA. Since the standard FIFO memory chip
size is nine bits or less, this limitation was corrected in the revised interface
circuit by adding an additional FIFO chip in parallel. Another option considered
was to replace the FIFO with a wider version that could handle ten bits. The
next size larger than nine bits is an 18-bit FIFO which is currently under
development, but not yet commercially available.
B. EVERY 17TH DATA WORD IN THE SPECTRUM WAS LOST
Analysis of the data from the last MUSTANG flight revealed that an
apparent wavelength shift was present in the spectral components. The shift was
more pronounced at the higher wavelength end of the spectrum than at the lower
end. By comparing some known atmospheric emissions to the data, it was
suspected that every 17th data word in the frame of 512 data words was skipped
somehow. Inspection of the enable signal provided by the PD-629 30-input Bi-
Level Multiplexer showed that it did not go low with the rising edge of the Word
Clock for the 17th word of the subframe as expected. The PCM Encoder
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Handbook is not specific on timing characteristics of the falling edge of the














Figure 3-1 PD-629 Timing Diagram [After Ref. 6:p. 43]
The reason that every 17th word was discarded has to do with the way that
the read enable pulse to the FIFO memory chip was formed. The Word Clock
and Enable signals of Fig. 3-1 were supplied to the inputs of a nand gate and the
output was used as the read enable pulse for the FIFO. Since the Enable signal
was found to overlap the 17th word pulse as shown in Figure 2-1, a spurious
read enable pulse was sent to the FIFO. This caused a word to be read out of
memory when the PCM Encoder was not looking for a data word from the
MUSTANG payload; therefore, the word was lost. This was clearly a design
flaw of the original electronic interface circuit which could not have been
discovered until after the launch.
Reference 6 does give some warning that the Enable signal provided by the
PD-629 module is not a clean signal. It warns that decoding spikes may be
present on the Enable lines, and gives a suggested circuit to create a gated enable
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signal. This gated enable signal in conjunction with the Word Clock should then
be used to trigger the interface circuitry. This guidance was not followed in the
original interface circuit, but was adhered to in the present circuit.
The main reason that this problem was not identified prior to launch has to
do with the artificial testing environment set up in the laboratory. The Ground
Support Equipment (GSE) used to test the MUSTANG in the lab will be
described in detail in Chapter V. In short, the GSE provides all of the clocking
signals which are normally provided by the Aydin Vector MMP-600 PCM
Encoder on the rocket. These signals are perfectly synchronous, and the overlap
in the Enable signal is not present in the GSE. Consequently, when the interface
circuit was tested in the lab, it functioned normally with no lost data words. It
was not until the circuit operated on the rocket with the imperfect Enable signal,
that the data loss problem became apparent.
This problem was prevented in the revised electronic interface circuit by
adhering to the guidance for constructing a gated enable signal in Reference 6
[Ref. 6:pp. 43-44]. In addition, we conducted a special test of the prototype
interface circuit with the actual PCM Encoder hardware on the rocket prior to
construction of the flight qualified circuit. This test is described in detail in
Chapter VII.
C. ADDITIONAL THREE DATA WORDS LOST IN THE
SPECTRUM
Further analysis of the data from the first MUSTANG flight revealed that
the loss of every 17th data word in the spectrum did not fully account for the
apparent wavelength shift observed in the spectrum [Ref. 3:p. 72]. The location
of some spectral features suggested that an additional three data words had been
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lost. In Reference 3, LT Carl Anderson predicted that one of the additional lost
data words occurred adjacent to one of the every- 17th-words that was dropped
out. This meant that two adjacent data words in the spectrum were lost. This
prediction was based on a comparison between the observed and theoretical line
profile for a known oxygen emission at 2972A.
At the end of every frame of 512 data words in the MUSTANG flight data,
were 32 data words that were zero, indicating that 32 words had been lost. This
also supports the theory that an additional three data words were lost somewhere
in the spectrum. The exact cause of this additional data loss has not been
determined. The only plausible explanation for the loss is that spurious read
enable pulses were created which caused the FIFO to skip three more words.
This could be due to the noise spikes on the Enable line mentioned in Reference
6. If a noise spike occurred at the same time that the Word Clock was high, a
spurious read enable pulse would be sent to the FIFO. If this pulse were of
sufficient duration, 120ns, an additional data word would be lost.
The solution to the whole data loss problem hinged on creating a clean,
synchronous Enable signal to use for data transfer. Using a gated enable signal
as described in Reference 6 corrected the problem of the additional three data
words being lost. This does not explain exactly how they were lost on the first
MUSTANG flight, but it does correct the problem. The test described in
Chapter VI verified this solution.
D. FIFO READ TIMING SPECIFICATIONS WERE VIOLATED
One of the fundamental design concepts in electronic circuit design is worst-
case timing analysis. Propagation delay and setup-and-hold time specifications
are given for all integrated circuits in their associated databooks. In analyzing
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the proper circuit operation, one must consider the worst-case values of these
timing parameters in order to ensure the circuit will function as designed in all
cases. Modern integrated circuits are very reliable and typically operate much
better than their worst case specifications, but this should never be relied upon in
circuit design.
The portion the the original interface circuit which read data out of the FIFO
memory and latched the data did not stand up to worst-case timing analysis. Data
read out of the FIFO only stays valid for a minimum of 5ns after the read enable
pulse returns high. The original interface circuit used the same pulse for the
read enable and the latch signal to the octal latches. The latch signal was derived
by passing the read enable pulse through a nand gate so that the inverted pulse
could be used. This also imposes a delay on the latch pulse which is delayed a
maximum of 15ns from the read pulse. The high speed CMOS latches also had a
data hold time requirement of a minimum of 12ns. This means that data must be
valid at the input to the latch for at least 12ns after the latch pulse goes low.
These timing parameters are demonstrated in Figure 3-2. In the worst-case
conditions the data may have already become invalid even before the latch pulse
went low. Under these conditions this would have resulted in the octal latches
latching invalid data. The fact that the circuit appeared to function correctly in
this application is a tribute to modern integrated circuits, and shows that they
functioned much better than their worst-case performance. This kind of circuit
design is best avoided. The issue of timing analysis was treated very
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Figure 3-2 Worst-Case Read Timing Analysis
E. FIXED INSTRUMENT GAIN FOR ENTIRE FLIGHT
Because it operates between the altitudes of approximately 100 to 320km, the
MUSTANG instrument sees a variation of three orders of magnitude in intensity.
Selection of the instrument gain was a tradeoff between not saturating the
detector at high intensities, and ensuring that useful data was still obtained at low
intensities. The gain is set by the level of a control voltage applied to the high
voltage power supply. The gain of the instrument is an exponential function of
that control voltage. Consequently, the gain selection is a very important issue in
the preparation of the MUSTANG instrument for flight.
The ability to change the instrument gain while it is in flight is a very
desirable feature. This would allow data acquisition at low gain when the
ultraviolet intensity is high and high gain when the intensity is low. This would
provide a greater dynamic range in the actual data gathered from a single rocket
launch. Since the instrument gain is an exponential function of the control
voltage, the voltage would not have to change much to have a large effect on the
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gain. This implies that a simple circuit modification is all that is necessary, along
with associated control signals, in order to make the instrument gain adjustable
during flight.
The short time constraints and difficulty with the original electronic
interface circuit prevented this feature from being added on the first MUSTANG
flight. Redesigning the interface, and ample lead time allowed its inclusion in the
revised interface circuit. The gain selection portion of the interface is discussed
in detail in Chapter IV.
F. FLIGHT QUALIFIED PARTS NOT UTILIZED
An important consideration in any electronic circuit construction for a space
or military application is that it utilize high reliability components. The military
specification for high reliability integrated circuits is MILSTD 883 Class B. The
integrated circuits which conform to this standard have been individually,
rigorously tested to ensure reliable performance across a wide temperature
range. It is highly desirable to use such components on a sounding rocket
mission where much time, effort and money has gone into planning and
execution of the flight. The time during which data is actually recorded in the
flight is approximately eight minutes, so it is essential that the equipment be
functioning properly or all data will be lost. Separate military specifications
exist for radiation hard components, but that is not a concern in this application.
The sounding rocket flight is relatively short, and the rocket only reaches a
maximum altitude of approximately 320km where radiation exposure is not a
great concern for a short time interval.
All MILSTD integrated circuits come with documents which attest to their
conformance to the specifications, and provide a traceability record for the
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individual component. Although these components cost a great deal more than
their commercial grade counterparts, it is money well spent in this application.
Another factor to consider, is that MILSTD components can be harder to find,
and typically have a longer lead time when ordering from a manufacturer or
distributor. The short development time of the original MUSTANG interface
circuit was the primary reason that MILSTD components could not be procured
in time for launch. Enough time existed in the development of the revised
interface circuit so that it will be flown with all MILSTD 883 Class B integrated
circuits.
Another important circuit component which has a military specification is
the D-Subminiature connector (D-Sub). High reliability D-sub connectors are
made to conform to MILSTD 24308, and are available in several types. These
are essential in the construction of flight qualified circuits. A connector can be
the weakest link in an otherwise well-designed electronic circuit. Bad connectors
are often times the hardest problem to diagnose in circuit troubleshooting.
MILSTD D-sub connectors were used on the original interface circuit and will
continue to be used in the revised circuit.
The problems and considerations presented in this chapter document the
goals which had to be kept in mind in redesigning the electronic interface circuit.
The design of the revised interface is the subject of the next chapter.
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IV. ELECTRONIC INTERFACE CIRCUIT DESIGN
The purpose of this chapter is to describe in detail the method in which the
MUSTANG electronic interface circuit was redesigned to provide more reliable
data acquisition. Because of the problems with the original interface circuit
outlined in the previous chapter, it was prudent to begin design from the basic
elements of the flight configuration hardware. The MUSTANG instrument
itself, as described in Chapter II, provides a series of analog voltages
proportional to the intensity of various wavelengths in the ultraviolet spectrum.
A clock signal and a starting synchronization pulse must be provided to the
instrument. A new analog voltage is produced every 20|is and it is valid for only
5|is. The Aydin Vector MMP-600 PCM Encoder hardware in the rocket
telemetry section provides the clock signals shown in Figure 2-5. It can be
programmed to accept data from the MUSTANG payload that is analog or digital
in the form of eight to ten-bit words. A new data word is accepted from the
instrument every 50(is for 16 data words in a row. A period of time lapses
where 16 data words are accepted from elsewhere in the rocket, and then 16
more words are accepted from the MUSTANG instrument . This cycle continues
32 times for a total of 1024 data words acquired by the telemetry section (512
MUSTANG words plus 512 Housekeeping words). A synchronizing frame pulse
is then sent and the cycle repeats.
This asynchronous nature of data transfer from the MUSTANG payload to
the rocket telemetry section presents a considerable design challenge. The
electronic interface circuit must reliably transfer data from the MUSTANG to
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the rocket telemetry while adhering to the above listed specifications. The best
way to perform this data transfer is described in the following sections.
A. SELECTION OF DATA ACQUISITION METHOD
Several alternatives were available for transferring the analog voltage
produced by the MUSTANG instrument to the PCM encoder in the rocket
telemetry section. One is to directly transfer the analog voltage signal to the
PCM encoder. A second alternative is to sample and hold the analog signal at the
interface circuit in order to perform an analog-to-digital (A/D) conversion. The
digital word would then be transferred to the PCM encoder. The final
alternative is to just perform a direct A/D conversion in the interface circuit, and
transfer the digital word. The first two alternatives were ruled out for the
reasons described below.
1 . Direct Transfer of the Analog Voltage Signal
Since the PCM encoder can be programmed to accept analog data as an
input, it is possible to transfer the analog signal directly. The PCM encoder then
performs its own A/D conversion to form the digital words that are telemetered
to the ground station. There are two separate reasons that make this method
impractical. The physical distance that the analog signal must travel from the
MUSTANG payload to the rocket telemetry section is on the order of five feet.
This long signal path would introduce an unacceptable amount of noise and
attenuation on the analog signal, resulting in unreliable data. Figure 2-1
illustrates the physical location of these components. Additionally, this method
of data acquisition is physically impossible since the MUSTANG produces analog
voltage signals at a constant rate and the PCM encoder acquires data in an
asynchronous manner.
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2. Sample and Hold for Analog-to-Digital Conversion
The analog signal from the MUSTANG could be fed to a sample and
hold circuit in the electronic interface during the 5(xs when the analog voltage is
valid. In the remaining 15(is before the next analog voltage becomes valid, the
signal could be digitized with an A/D converter. The digital data word could
then be transferred to the PCM encoder much more reliably than an analog
signal. Digital data is easily stored, so a memory device solves the asynchronous
data transfer problem. The problem with this method is that the sample and hold
circuit imposes an unnecessary level of complexity on the interface. The
reliability of the interface circuit is the most important design factor, and the
next alternative provides a more reliable method of data transfer.
3. Direct Analog-to-Digital Conversion
Direct A/D conversion of the analog signal at the interface circuit is the
simplest method of transferring the data from the MUSTANG to the PCM
encoder. This allows for digital data transfer from the instrument to telemetry
which is preferred. A single component performs the conversion directly which
contributes to high reliability. The only problem with this method is that the
A/D conversion must occur very rapidly, as the analog signal is only valid for
5|is. This requires a relatively complex and expensive A/D converter. Even
considering the cost, this is a more desirable alternative than the less reliable
approach of using a sample and hold circuit.
B. DIGITIZING OF THE ANALOG SIGNAL
An Ultrafast Hybrid A/D converter was selected to perform the direct A/D
conversion described in the above section. Technical data for the Analog
Devices HAS-1202A A/D converter is located in Appendix D. This same
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integrated circuit was flown on the last MUSTANG flight and provided very
reliable operation. It can perform a 12-bit conversion in a maximum of 1.56p.s
based on the minimum pulse width of the Encode command. The largest data
word that the PCM encoder can accept is ten bits, so the last two bits from the
A/D converter will be truncated. Several ten-bit A/D converters are available,
but they do not meet the stringent conversion time requirements. The Analog
Devices A/D converter is not available in a MILSTD 883 Class B screened
version; however, a component which has been screened to all military
temperature requirements and most MILSTD 883 requirements, is available and
was procured for this mission.
1. Control Signals
Only one input control signal is required by the A/D converter, and it
provides one control signal as an output. A positive Encode command pulse of
minimum duration 50ns starts the A/D conversion process. Data conversion
begins 60ns after the rising edge of the Encode command, and is signified by the
rising edge of the Data Ready signal. If the Encode command pulse is longer
than the required minimum, then data conversion takes a maximum of 1 .46|is
from the falling edge of the Encode command signal. If the Encode command is
the minimum pulse width then data conversion is complete a maximum of 1.56|is
after the rising edge of the Encode pulse. Completion of the data conversion is
indicated by the falling edge of the Data Ready signal. See Figure 1 in Appendix
D for a timing diagram of these signals.
As described in Chapter II the Trigger signal from the Hamamatsu
Driver Amplifier circuit goes high when the output analog voltage from the
MUSTANG instrument is stable. This rising edge is used to start the data
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conversion process in the A/D converter. The Trigger signal cannot be used
directly since it remains high for the entire 5|is that the analog voltage is stable.
A positive Encode signal pulse is created with a monostable multivibrator which
is triggered by the rising edge of the Trigger signal. Technical data for the
54LS221, monostable multivibrator, is listed in Appendix I. The pulse width of
the positive pulse produced by the monostable is programmable by selecting an
external resistor and capacitor. The equation for the pulse width is shown in
Equation 4-1.
tw = RextCextln(2) (4-1)
Good, quality components must be selected for the external resistor and
capacitor since the duration of the produced pulse is critical to circuit operation.
Metal film resistors with a 1% tolerance were selected for use with the
monostable multivibrators in the interface circuit. Poly film capacitors with a
5% tolerance were also selected. Component values were selected to give an
Encode signal pulse width of 525ns. This caused the data conversion to complete
within a maximum of 1.985|is from the rising edge of Encode. This is fast
enough to ensure the data conversion is complete prior to the noisy portion of
the analog signal which happens at the Bit Clock transition, 2.5fis after the rising
edge of Encode [Ref. 4:p. 74].
2. Gain Selection for Input Analog Voltage Range
The Analog Devices A/D converter allows analog input voltages in the
range of zero to 10.496 volts. If the input voltage is expected to be less than the
maximum allowed by the A/D converter, then the input voltage can be scaled by
proper selection of an external resistor. The external scaling circuit is shown in
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Figure 2 of Appendix D. The value of the external resistor, R2, is calculated
from Equation 4-2, given the full scale input voltage.
(Vf,x 97.66)- 165
R2 = 860 (4-2)
1025 -(Vfs x 97.66)
The maximum analog voltage expected to be supplied by the MUSTANG
instrument is 8.24V. This corresponds to a resistor value of 2500Q for R2
which was used in the electronic interface.
C. MEMORY STORAGE REQUIREMENT
Once a data word is produced by the A/D converter, it must be temporarily
stored in the interface circuit until the PCM encoder is ready to accept it. This is
due to the asynchronous nature in which the PCM encoder acquires data from the
MUSTANG payload. The Hamamatsu PCD Linear Image Sensor and Driver
Amplifier circuit provide a new analog voltage signal corresponding to a
particular ultraviolet wavelength every 20|is. This occurs synchronously until
the entire linear image sensor array of 512 photodiodes is read out. The data is
produced in a total of 512 x 20jxs = 10.24ms. The PCM encoder acquires 16
data words at intervals of 50(is followed by 800(is with no data accepted from
the MUSTANG payload. The entire array of 512 data words from the
MUSTANG payload is acquired in a total of 512 x 50^is + 32 x 800^s = 51.2ms.
See Figure 2-6 for construction of the PCM communication matrix.
The two differing data rates clearly indicate the need for some type of
temporary data storage in the interface circuit. The memory device must
support an asynchronous read and write capability since both operations must be
allowed to proceed at their own rates. The memory device must be capable of
storing ten-bit words. 512 data words are produced for each complete readout
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of the linear image sensor, so no more than 512 ten-bit words would need to be
stored at any given time. The maximum data storage capacity works out to 384
data words after the image sensor is completely read out in 10.24ms. Two data
storage alternatives are possible. A static random access memory (RAM) or a
FIFO memory device would be suitable for this application.
1. Static RAM Storage Device
Very fast access static RAM devices are available for use in this
application. Configuring existing static RAM integrated circuits to store a
maximum of 384 ten-bit words would not be difficult. The difficult aspect of
this alternative would be in the extra supporting hardware required to address
the RAM. Some external counters or registers would be required to keep track
of data addresses within the RAM. This would add complexity, as well as cost
and circuit board area to the interface circuit design. For these reasons, a RAM
storage device was ruled out.
2. FIFO Memory Storage Device
The FIFO memory device is the simplest and most compact alternative
for temporary data storage in the interface circuit. All addressing logic is
internal to the device, and it can handle asynchronous reads and writes by simply
applying the appropriate control signals. The only difficulty with this alternative
is that the largest FIFO's available are only nine bits wide. Several 18-bit FIFO's
are under development, but are not yet commercially available. To
accommodate the ten-bit words in this application, two FIFO devices would have
to be connected in parallel. FIFO devices that store 4 and 5-bit words are
currently available; however, they do not store as many data words as the larger
ones. The simplest alternative was to connect two identical nine-bit FIFO's in
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parallel which resulted in eight of the 18 bits not being utilized. Although this
may seem wasteful at first glance, it consumed less circuit board area and power
than other FIFO configurations using ten-bit data words. The ideal solution
would be to use an 18-bit FIFO when it becomes available so that memory
storage can be accommodated with a single integrated circuit.
The device selected for use in the interface circuit is the same single
FIFO that was utilized in the original interface circuit, the IDT 7201 CMOS
Parallel First-In-First-Out FIFO manufactured by Integrated Device Technology,
Inc. Technical data on the IDT 7201 is included in Appendix F. The device has
the capacity to store 512 nine-bit data words. Parallel connection of the two
devices to accommodate ten-bit words was performed by simply connecting
several of the control signals together. Figure 13 of Appendix F shows two
devices connected in the width-expansion mode. Common Reset, Read and Write
command signals are connected to both devices, allowing them to function as one
unit. The Expansion In, XI, input is grounded since the depth expansion
capability is not necessary. The First Load/Retransmit, FL/RT, input is tied to
+5V since there is no provision for retransmission of data in the PCM encoder
circuitry. The Full Flag, Half-Full Flag and Empty Flags are not used in this
application. Further discussion of the command signals is included in the
following sections.
D. FRAME SYNCHRONIZATION OF DATA ACQUISITION
The 512 MUSTANG data words in the communication matrix correspond
one-to-one with the 512 photodiodes in the linear image sensor. A method had
to be devised to ensure that the first MUSTANG data word in the frame
corresponded to the first photodiode read out in the linear image sensor array
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for each successive data frame. This meant that both the image sensor and the
FIFO memory must be reset at the start of each communication frame. This was
simple to do, since a Frame Clock pulse is provided by the PCM encoder at the
start of each successive frame of data. The pulse is 50p.s long, which is the
period of the Word Clock (see Figure 2-5).
The Hamamatsu driver amplifier circuit requires a positive Start pulse of
500ns minimum duration to initiate its scan of the linear image sensor. That is
the only requirement to initiate a new scan on the image sensor. The FIFO
memory device requires a negative Reset pulse of 120ns minimum duration to
reset the read and write pointers within the device. The timing diagram for the
FIFO reset is given as Figure 2 of Appendix F. This timing diagram requires
that the Read and Write command signals remain high for a minimum of 120ns
prior to the Reset signal returning high. The first write to the FIFO cannot
occur for a minimum of 20ns after the rising edge of the Reset signal.
The above restrictions are easily met if the Reset and Start signals are the
inverse of each other. They did not need to be as long in duration as the Frame
Clock pulse, so another monostable multivibrator was used to generate the pulses
triggered from the rising edge of the Frame Clock pulse. Circuit elements were
selected to create a pulse of 6.5|is duration from Equation 4-1. The monostable,
of Appendix I provides complemented outputs so both Reset and Start signals
were created from a single monostable. The only timing difference in these
signals results from the differing propagation delays of the monostable on a low-
to-high transition when compared to a high-to-low transition. This is illustrated











Figure 4-1 Frame Synchronization Signals
A read operation is guaranteed not to occur within the restricted time
interval of reset, since the PCM encoder does not assert the Enable signal for the
first 14 words of the PCM communication matrix. A write operation is
guaranteed not to occur within the restricted time interval of reset, since the first
Trigger pulse is not asserted until 9.8|is after the falling edge of the Start pulse.
This is shown in Figure 3 of Appendix B. The Read and Write command signals
are discussed in the following sections.
E. FIFO WRITE CYCLE TIMING REQUIREMENTS
The relationship of all necessary timing signals for the data write cycle is
shown in Figure 4-2. A given analog voltage signal from the MUSTANG
instrument is stable for 5p.s while the Trigger signal is high. The signal is
digitized by the A/D converter in the first 1.985(ls. This leaves approximately
3(xs to get the data word written into the FIFO memory before the signal
becomes invalid. The falling edge of the Data Ready signal from the A/D
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Figure 4-2 Write Cycle Timing Diagram
The data word stays valid until the next Encode pulse goes high. The write cycle
timing requirements for the FIFO are given in Figure 3 of Appendix F. The
minimum Write signal pulse length is 120ns. Digital data to be written into the
FIFO must be setup for a minimum of 40ns before, and held for a minimum of
10ns after the rising edge of the Write pulse.
A Write command pulse length of lfis was a good compromise which met all
of the above requirements. The Write signal was generated with a third
monostable multivibrator utilizing Equation 4-1 to compute external circuit
component values.
F. FIFO READ CYCLE TIMING REQUIREMENTS
The read cycle timing design is the most critical portion of the interface
circuit design. This portion of the circuit was the source of the data loss
problems experienced on the original MUSTANG flight. Figure 4-3 is a
comprehensive summary of all of the control signals which play a part in the
read cycle timing. The read cycle timing requirements for the FIFO are given in
Figure 3 of Appendix F. The minimum duration Read signal pulse is 120ns.
Data becomes valid out of the FIFO a maximum of 120ns after the falling edge
of the Read signal. Data out of the FIFO remains valid for a minimum of 5ns
after the rising edge of the Read signal. Data is to be read out of the FIFO only
when the PCM encoder is ready to receive a new data word from the
MUSTANG payload. As shown in Figure 3-1, the PCM encoder asserts its
enable signal, and then latches digital data from the MUSTANG a minimum of
5|is after the falling edge of the Word Clock. All control signals generated in
the interface circuit hinge around setting up stable data out of the FIFO to



































































































Figure 4-3 Comprehensive Read Cycle Timing Diagram
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1. Creating a Clean Enable Signal
The Enable signal from the PDP-629 module is designed to signal the
payload when the PCM encoder is ready to receive data from the instrument.
The problem experienced in the last flight was that the Enable signal did not go
low prior to the rising edge of the 17th Word Clock pulse. This is depicted in
Figure 4-3 as an unknown overlap in the two signals. Since the Read signal in
the original interface circuit was formed by simply nanding the Word Clock with
the PDP-629 Enable signal, a spurious Read pulse was generated which read out
and lost an additional word in each communication subframe.
Based on recommendations in Reference 6, a gated Enable signal was
formed from the PDP-629 Enable signal. The purpose for this was twofold.
The gated Enable signal would be synchronous in relation to the Word Clock and
it would be free from noise spikes. The recommended circuit of Figure 22 in
Reference 6 was utilized. The Word Clock was provided to both inputs of a
positive nand gate which produced an inverted Word Clock at the output, delayed
by a maximum of 15ns. The inverted Word Clock was used as the clock input to
a positive-edge-triggered D-type flip-flop. Technical data for the flip-flop and
nand gate is included in Appendix J and Appendix K, respectively. The data
input to the flip-flop was the PDP-629 Enable signal. This meant that the Enable
signal was latched into the flip-flop on the falling edge of the actual Word Clock.
Note that the Enable signal is low before the falling edge of the Word Clock for
the 17th word. This created the synchronous gated Enable signal shown in
Figure 4-3.
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2. Creating a Reliable Read Signal
Now that a reliable Enable signal has been formed, a Read signal must
be created to get the data out of the FIFO in time for the PCM encoder to read it.
The Word Clock can no longer simply be nanded with the gated Enable signal
since the first data word would be missed. The gated Enable signal, in essence,
follows the Word Clock. A new Read pulse had to be generated, and this was
done with a monostable multivibrator. The positive Read signal shown in Figure
4-3 was generated by triggering a monostable with the rising edge of the
inverted Word Clock. The pulse duration was selected to be 2.8(is by choosing
circuit components to satisfy Equation 4-1. This pulse length would ensure that
data would be valid out of the FIFO in time for the PCM encoder to read it. The
FIFO requires an active-low Read signal so the generated Read pulses were
nanded with the gated Enable signal. The Read-to-FIFO signal of Figure 4-3
represents the output of the nand gate.
The active-low Read signal produces a pulse which follows the Word
Clock with a maximum of 15 + 55 + 15 = 85ns delay. A careful analysis of this
signal after the 1 7th word is necessary. The flip-flop only requires a setup time
of 20ns, and the PDP-629 Enable signal is sure to be low within 20ns of the
falling edge of the 17th pulse of the Word Clock. The gated Enable signal will
then go low a maximum of 40ns following the rising edge of the inverted Word
Clock. A positive Read pulse will be generated by the monostable following the
rising edge of the 17th word of the inverted Word Clock. The typical delay for
the monostable is 35ns with no minimum value given. This means that it is
possible for this positive Read pulse to overlap the gated Enable by
approximately 5ns in the worst case. This overlap would not be sufficient in
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length to cause the FIFO to read out another word since its duration would be
much less than the required 120ns. Figure 4-3 shows that there is no Read pulse
sent to the FIFO following the 17th pulse of the Word Clock.
G. DATA LATCH REQUIREMENT
The PCM encoder requires that digital data be stable a minimum of 5|is
following the falling edge of the Word Clock, for an undetermined amount of
time until the next Word Clock transition. This period of time amounts to 45|is
during which the data is latched by the PCM encoder at some point. The most
reliable way to hold digital data for that length of time is with the use of a latch.
Two octal latches were necessary to latch all ten bits of the data word, and their
technical data is included in Appendix G. The latches are transparent while their
control signal is high. Data which has been setup by 5ns is latched into the
device if it is held for 20ns past the falling edge of the Latch signal.
The key to ensuring that valid data is latched, is to make the falling edge of
the Latch signal occur when data is valid out of the FIFO. This is simply done
with another monostable multivibrator, which allows control of the timing of the
falling edge of the pulse. A Latch pulse duration of 2.1 (is was selected to fulfill
these requirements, and circuit components were selected according to Equation
4-1. This ensures that valid data from the FIFO will be setup and latched into
the latches.
It is not necessary for the Latch pulse to occur only when the Enable signal is
asserted, as was the case with the Read signal. Asserting extra Latch pulses will
not result in a loss of data by the instrument. The Ground Support Equipment
(GSE), which will be discussed in Chapter V, uses the Latch pulse for data
acquisition as a handshaking signal. This requires that the Latch pulse to the
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integrated circuit occur only with the Read pulse to the FIFO so that a latch
signal only occurs when a new data word is read. This is an artificial
requirement imposed on the interface circuit due to the test setup in the
laboratory. It does not impose any limitations on the interface circuit operation
in the rocket, and provides for the simplest method of data acquisition in the lab.
The Latch signal is nanded with the gated Enable signal to produce a negative
Latch signal which is only asserted when the enable signal is active. Since the
integrated circuit requires a positive pulse, the signal is fed through both inputs
of another nand gate. The nand gate output is used as the Latch signal to the
integrated circuit. Two levels of nand gates impose a maximum delay of 30ns on
the original generated Latch signal, but this delay is not a concern in the timing
of the circuit.
H. BUFFERING OF CONTROL LINES
Several of the control signals generated in the interface circuit, Read, Write,
Reset, etc v must travel on wires outside of the metal box which houses the
interface circuit. This was due to the fact that the circuit had to be constructed
on two printed circuit boards. Some control signals had to pass from one board
to the other via external wiring. These signals were buffered prior to sending
them out of the interface circuit enclosure in an effort to prevent any external
noise imposed on these lines from getting back into the interface circuit. In
addition, some control signals are sent out on the cable which connects the
MUSTANG payload to the rocket telemetry section. This was considered
necessary since the MUSTANG instrument is under vacuum the entire time that
it is attached to the rocket. In order to determine if the instrument is functioning
properly prior to launch, or to troubleshoot the interface circuit while under
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vacuum, these control signals must be fed out through the telemetry cable. It
was considered prudent to buffer these signals due to the significant length of
cable runs to which these signals would be exposed. A single octal buffer chip
was all that was necessary to protect these signals. Technical data for the buffer
is included in Appendix H.
This completes the requirements for the design of the revised electronic
interface circuit. The circuit diagram for the final design is included as Figure
4-4.
I. INSTRUMENT GAIN CONTROL VOLTAGE
The instrument gain control voltage portion of the interface circuit is
electrically separate from the previously described circuit. This part of the
interface is called the high voltage circuit since it supplies the control voltage to
the high voltage power supply. Chapter II described the necessity for the high
voltage portion of the MUSTANG instrument to only be energized when the
instrument is under full atmospheric or full vacuum conditions. Harmful arcing
may occur if the high voltage power supply is energized under partial vacuum
[Ref. 4:p. 43]. Technical data for the high voltage power supply is included in
Appendix C.
The high voltage power supply is powered from +5V, and requires a control
voltage between - 10V to control the high voltage output to the MUSTANG
image intensifier. The gain of the MUSTANG instrument is an exponential
function of this control voltage. The +5V power supply is energized separately
from the power to the rest of the interface circuit. The function of this portion
of the interface circuit is to provide a regulated control voltage. Since two




























Figure 4-4 MUSTANG Electronic Interface Circuit Final Design
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had to be created on the high voltage portion of the interface circuit. A method
must also exist to select one of the two control voltages while the rocket is in
flight. Two alternatives were investigated to supply the required control
voltages.
1. Two Regulated Voltages and an Analog Switch
A single adjustable voltage regulator was used in the original interface
circuit to supply the single control voltage. It would not be difficult to add a
second voltage regulator that was adjusted to the second control voltage. The
two analog control voltages could then be supplied to an analog switch. An
additional telemetry signal would be required to select the output of the analog
switch. This alternative involved adding many components to the circuit. Each
voltage regulator required several resistors and capacitors to set the output
voltage. Each output voltage would require a buffer in order to provide a
constant voltage. An analog switch is available as a small integrated circuit
package; however, it requires a +15V and -15V power supply. The current
rocket configuration supplies only +5V and +15V to the high voltage portion of
the interface circuit. This alternative would require a modification to the
existing rocket configuration to supply -15V and a gain select signal to the high
voltage portion of the circuit. It would require a large amount of board space
for all of the additional components, and would be less reliable due to all of the
added components. For these reasons, this alternative was not selected.
2. Digital-to-Analog Converter
A digital-to-analog (D/A) converter could perform the task of supplying
two different analog voltages if a combination of the input bits were used as the
gain select signal to change the output voltage. A sophisticated D/A converter
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could provide all of the functions of the two voltage regulators and an analog
switch in a single integrated circuit package. For these reasons, the Analog
Devices AD-667 D/A converter was selected to perform this function. Technical
data for the AD-667 is included in Appendix E. This device performs 12-bit
D/A conversion in an acceptable 3jj.s. The conversion time is not critical since
the gain will only change once at the rocket flight apogee and again at 100km
altitude on the down leg. The device provides its own stable, buried zener
reference voltage, and a buffer on the output analog voltage. This ensures a
stable voltage out of the device, regardless of the amount of current drawn by
the load. The device also provides a latch on the input digital data so that it is
not critical to keep the digital inputs stable at all times.
This single D/A converter supplied all of the necessary characteristics of
a stable, selectable control voltage. The only drawbacks of this alternative were
the relatively high cost of such a sophisticated device, and the requirement for a
+ 15V and -15V power supply. Both alternatives required a modification to the
existing rocket configuration to supply -15V and a gain select signal to the high
voltage portion of the circuit. The D/A converter provided a smaller board area
and a higher reliability, so it was chosen as the method for generating the control
voltages.
The existing Frame Clock was used to latch the digital data into the D/A
converter. Since data is latched into the device on a rising edge, the Frame
Clock was inverted by supplying it to both inputs of a nand gate. The nand gate
output was used as the latch signal to the D/A converter. This ensured that the
gain would be constant for an entire frame of data. It also allowed the data to be
latched every frame in case an erroneous value were latched due to noise. This
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would cause only one frame of data to be in error rather than the data for the
entire flight.
It was determined from the data of the previous MUSTANG flight that
the control voltages necessary for proper instrument gain were approximately
9.40V and 9.70V. The 10.00V reference voltage in the 12-bit D/A converter
meant that the analog voltage resolution was 2.44mV. This was more than
adequate to provide the two required control voltages. A D/A converter with
less input bits could have provided this resolution; however, a device with all of
the other capabilities of the AD-667 was not available. The proper control
voltages could be obtained by changing only a single bit into the D/A converter
as shown in Figure 4-5.
MSB Bit Number LSB
11 10 98765432 10
1 1 1 11000 1000 9.7047v
1 1 1 100001000 9.3923v
Gain Select Signal
Figure 4-5 Control Voltage to High Voltage Power Supply
The Gain Select signal from the rocket telemetry section would be
applied to Bit 7 of the D/A converter. A logic zero on this line would select low
gain and a logic one (+5V) would select high gain. All other digital bits into the
D/A converter would be hardwired to ground or the +5V high voltage power
supply.
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The relay which energizes the high voltage power supply to the
MUSTANG payload causes +5V, +15V and -15V to be supplied to the high
voltage portion of the interface circuit. This causes the control voltage to be
produced and applied along with +5V to the high voltage power supply on the
MUSTANG instrument. The circuit diagram for the high voltage portion of the
final interface circuit is shown in Figure 4-6.
J. CIRCUIT POWER REQUIREMENTS
The power requirements of the MUSTANG electronic interface circuit as
well as the MUSTANG instrument itself must be known prior to time of flight.
This allows for proper selection of the flight batteries for the rocket mission. A
worst case evaluation can be made based on figures supplied in each components
technical data. Some databooks supply the typical and maximum power
consumption. Others give only power supply current drawn, in which case the
power consumption can be calculated by multiplying by the supply voltage.
Table 4-1 is a compiled list of the typical and maximum power dissipated in each
of MUSTANG'S components.
The power consumption figures in Table 4-1 are totals for the number of
components used in the interface circuit (i.e., there are three 54LS221 integrated
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Figure 4-6 MUSTANG High Voltage Control Circuit Final Design
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TABLE 4-1 MUSTANG POWER REQUIREMENTS
Component Typical Power Maximum Power






HAS- 1202 1.900 2.750
AD-667 0.420 1.000
Driver/Amplifier 1.200 1.500
HV Power Supply 0.445 0.445
Total Power 5.399 watt 7.814 watt
Reqd.
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V. GSE DESIGN AND MODIFICATION
The MUSTANG ground support equipment (GSE) provides two functions.
It allows for testing and calibration of the MUSTANG instrument in the
laboratory, and it allows for checkout of the MUSTANG instrument during
installation on the sounding rocket, prior to flight. In the laboratory, the GSE
must simulate all functions provided by the rocket during flight. During
installation on the rocket, the GSE must not interfere with payload integration,
but at the same time collect enough data to ensure the MUSTANG is operating
properly.
The MUSTANG GSE consists of a Macintosh II computer with additional
National Instruments data acquisition boards, an interface box and a power
supply. The interface box was built by Naval Postgraduate School technicians,
and the software was written by Professor Dave Cleary prior to the first
MUSTANG launch. No real documentation exists for these original programs or
the interface box construction. The operation of the interface box electronics
was deduced during the course of this thesis work. The electronics were
modified both to correct for shortfalls in performance, as well as to adapt to
changes in the upcoming MUSTANG flight. The software programs were
rewritten in an attempt to make them both more efficient and more user
friendly.
This chapter is meant to serve as a guide to how the MUSTANG GSE really
works in its current configuration. Hardware and software operation will be
discussed in their entirety. Mention will be made where modifications were
made as a result of this thesis work.
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A. FUNCTIONS OF LABORATORY GROUND SUPPORT
EQUIPMENT
The laboratory GSE must provide two functions. It must provide the same
clock synchronization signals that the MUSTANG receives from the PCM
encoder during flight. This provides a flight environment for testing the
MUSTANG instrument. It must also collect data from the MUSTANG
instrument just as the PCM encoder would in flight. A method to display this
data is also necessary, in order to determine if the MUSTANG is operating
properly. These two functions are provided by the Macintosh II computer and
National Instruments (NI) data acquisition boards. The interface box is
necessary for synchronizing all of the clock signals, and for providing a medium
to transfer signals from the NI data acquisition boards to the MUSTANG flight
instrument
.
1. PCM Encoder Clock Synchronization Signals
The Macintosh II computer provides the clock synchronization signals
via two NI data acquisition boards. The NI boards are all Macintosh NuBus
cards and are attached to each other by a Real-Time System Integration (RTSI)
bus connector. This allows for signal passing between the cards without having
to wait for the Macintosh bus. An NB-DMA-8-G board has a counter/timer
which provides the master system clock over the RTSI bus to the other boards.
An NB-MIO-16 board provides all of the PCM encoder clocks synchronized to
the system clock via its counter/timers. Signals provided by the MIO board are
as follows.
• 200kHz, 5(is period, Bit Clock
• 20kHz, 50^is period, Word Clock
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• 1 .25kHz, 800u.s period, Enable Clock
• 19.53Hz, 51.2ms period, Frame Clock
The 50-pin input/output (I/O) connector to the MIO board provides the
clocks at the pins indicated in Figure 5-1. The Word Clock is high for one Bit
Clock period, and low for the next nine periods. This accommodated the ten-bit
words as described in Chapter II. The Bit Clock and Word Clocks produced by
the GSE are shown in Figure 5-2. The signals in this figure are actually in
error, since the rising edge of the Word Clock should correspond to the rising
edge of the Bit Clock. The GSE modified to correct this problem as described in
a later section of this chapter. This figure also shows that the amount of noise in
these clocks is excessive. The majority of this noise does not originate from the
NI boards, but is added in the GSE interface electronics. The amount of noise
present in the clock signals on the sounding rocket is unknown. It was decided
that the MUSTANG electronic interface circuit should be designed to be robust
enough to operate in this level of noise, rather than reducing the noise in the
GSE interface electronics. In this sense, the MUSTANG interface circuit design
considered a worst case noise environment.
Figure 5-3 shows the Enable signal produced by the GSE in relation to
the Word Clock. The Enable signal is high for 16 cycles of the Word Clock and
then low for the next 16 cycles. As in the sounding rocket, data is only read
from the MUSTANG instrument when the Enable signal is high. Unlike the
sounding rocket, the Enable signal is perfectly synchronous with the Word Clock
since it is produced by the NI boards. The problems experienced with the PD-
629 Enable signal described in Chapter III are not present in the GSE



































































































Figure 5-5 Magnified Word Clock (top) and End of Enable command
(bottom)
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Enable signal are synchronous with the rising edge of the Word Clock. An
effort was made to produce an Enable signal in the GSE that looked like the PD-
629 Enable, and is discussed in a later section. The Frame Clock produced by
the GSE is shown later in Figure 7-5, and is high for one Word Clock period in
1024.
2. Collection and Display of a MUSTANG Spectrum
The GSE also collects the data read out from the MUSTANG interface
circuit. Digital data is latched into an NI NB-DIO-32F data acquisition board in
the Macintosh II computer. The collected data is displayed on the Macintosh
screen as a MUSTANG spectrum. The 512 photodiodes in the linear image
sensor are represented by the 512 pixels displayed in the MUSTANG spectrum
shown in Figure 5-6. LabVIEW 2.0 software published by National Instruments
is used to create this screen display. The LabVIEW software is compatible with
all of the NI data acquisition boards. The following sections describe how the
programs are written to provide the telemetry clocks and acquire the data for
display of a MUSTANG spectrum on the GSE computer.
B. LABVIEW 2.0 PROGRAM FOR DATA ACQUISITION
The basic entity of a program in LabVIEW is know as a virtual instrument
or VI. This is an object oriented programming language in the sense that
programs or Vis are represented on the Macintosh screen as small icons. A VI is
made up of two parts. The front panel is the program interface with the user.
The block diagram represents the mechanics or code of the program. A VI is
constructed by filling its block diagram with other sub-Vis or basic elements,
and then wiring them together with a wiring tool. Calls to multiple sub-Vis may
be nested several levels deep. Regular program structures such as Case
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structures, Sequence structures, For loops and While loops are all implemented
in LabVIEW in an object oriented fashion. A basic knowledge of the LabVIEW
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Figure 5-6 Data Acquisition Computer Screen (Platinum Lamp
Spectrum)
1. Hardware Configuration
Many LabVIEW Vis which interface with the NI data acquisition boards
are already included in a LabDriver VI library which is provided by National
Instruments. All of the LabDriver library Vis discussed in this chapter are listed
in Table 5-2 at the end of the chapter. This table provides a cross-reference page
number where the VI can be found in Reference 8. As mentioned previously, an
NB-DMA-8-G board is utilized to create the master system clock. No explicit
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use is made of the direct memory access (DMA) features of the board in this
application. The NB-MIO-16 board is only used to create the four clock signals
provided by the PCM encoder. It has the capability to provide analog-to-digital
signal processing, but this is not utilized in the GSE. The NB-DIO-32F board
simply provides a digital input port to read in the data from the MUSTANG
interface circuit. Data is latched into the board as controlled by handshaking
signals. The current NuBus address locations for the data acquisition boards are
as follows.
• NB-DMA-8-G NuBus slot #2
• NB-MIO-16 NuBus slot #3
• NB-DIO-32F NuBus slot #4
2. Lab Software
The original GSE LabVIEW programs were written as separate entities
which had to be run separately, and in the correct sequence in order to test the
MUSTANG. The GSE programs have been revised so that all necessary Vis are
accessed from within a single main VI. This main VI has been organized to be
more user friendly. To take calibration data with the MUSTANG, the user need
only click a few labeled buttons on the screen to see the displayed spectrum.
This allows students to collect and study the MUSTANG calibration data without
having knowledge of the electronic interface circuit or of the LabVIEW
software.
A hierarchy of all sub-VI calls in the Main GSE program is included as
Figure 5-7. Each VI is represented by its appropriate icon in the figure. The
main VI calls three sub-Vis. Each of these Vis in turn call other sub-Vis as
depicted in the figure. The following sections will describe the operation of the
64







Itta \ &5j2 <ECD
2 5IS
Figure 5-7 VI Hierarchy in the Main GSE Program
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Vis represented by each of the icons in the hierarchy. Operation of the
LabVIEW library Vis, where obvious from the LabVIEW user manuals, will not
be explained.
a. Main GSE Program
The Main GSE VI includes all previous GSE programs, which are
now referred to as sub-Vis. The front panel of the Main GSE VI is shown in
Figure 5-8. Several labeled buttons are shown on the left side. When the user
clicks the mouse on the button, the sub-VI is executed to accomplish the task. A
status window is shown which updates when a called sub-VI has completed. This
tells the user what action has been accomplished by virtue of his clicking a
button. The operation of the main VI is shown in its block diagram, which is













Figure 5-8 Main GSE VI Front Panel
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Figure 5-10 Main GSE VI Block Diagram Subsequent Cases
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All buttons on the front panel are of the spring latch type. This
means that when a button is depressed by clicking the mouse, the control changes
to the new value and remains there until the program reads the new value once,
or the mouse button is released, whichever occurs last. This means that even a
quick click of the mouse button will cause the button to be read at least one time
in the depressed position without the user having to hold down the mouse button.
The block diagram in Figure 5-9 shows the icon for the Main GSE
VI in the upper right corner. This icon is not part of the block diagram. It was
placed in the figure to allow for identification of the VI with which the block
diagram is associated. This convention will be followed throughout this chapter.
Some of the block diagrams in this chapter have been graphically edited to allow
them to fit within the proper dimensions of this thesis format. All block
diagrams illustrated in this chapter are functionally equivalent the the Vis
running on the GSE computer. The names of LabVIEW functions and Vis will
be shown in italics in this chapter.
The entire block diagram is enclosed in a while loop structure.
Figure 5-10 simply shows the other cases not shown in Figure 5-9 for the three
case structures present in the block diagram. When the Main GSE program is
initiated, the while loop begins to run continuously. When the Quit button is
depressed, a boolean TRUE value is passed to the inverter which sends a boolean
FALSE value to the conditional terminal of the loop. This stops the while loop
from running, and the Main GSE program stops execution. The iteration
terminal of the while loop is wired to an Equal to Zero comparator function.
The value of the iteration terminal is zero for the first execution of the loop, and
is incremented by one on each loop iteration.
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Indicators for the three buttons on the left side of the front panel are
located on the left side of the block diagram. They send out a boolean FALSE
value until the button is depressed, when a boolean TRUE value is sent out. The
boolean variables from these three buttons are collected by the Build Array
Function. This function creates an array of three boolean values. Array element
zero is the value of the Initialize I/O Boards button. The output of this function
is wired to the input of a Boolean Array to Number data type converter. This
converts the binary number represented by the boolean array into a decimal
number. The decimal number is passed to a Logarithm Base Two function and
an Increment function. The output of the Increment function is wired to the
selector of the case structure. This allows for depressing a single button to select
a particular case in the block diagram as shown in Table 5-1. This technique is
also demonstrated on page 6-3 of Reference 9.
TABLE 5-1 MAIN GSE VI CASE VALUES




Init I/O Boards 001 1 1
Init T/M Clocks 010 2 1 2
Data Acq 100 4 2 3
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When a particular case is selected, the contents of the case window
in Figures 5-9 and 5-10 are executed. For cases one through three, this means
execution of the sub-VI within the case structure. When the sub-VI completes,
the text string is passed out of the case structure. Case zero is a special case
executed when no buttons are depressed. This case window has another case
structure inside it which is dependent on the number of while loop iterations.
The first time the while loop executes, the iteration terminal value is zero. This
produces a boolean TRUE out of the Equal to Zero comparator which selects the
true case and the welcome message is sent out. Every other time the while loop
executes, the iteration terminal value is something greater than zero, and the
boolean FALSE case is selected. This case is not shown in Figure 5-10, but
merely connects the input string at the bottom tunnel to the output string at the
tunnel on the right side.
The shift register on the while loop structure holds the value of the
text string to be displayed in the Main GSE status window, and passes it to the
next iteration of the while loop. If this value were sent to the status window
inside the while loop, it would be updated on the screen with every iteration.
This causes the message to flash on the screen and does not present a good
appearance. The additional case structure on the right side of Figure 5-9
prevents this message flicker by updating the status message only when it
changes. The status window indicator is located in the FALSE case so it is only
accessed when the Equality comparator indicates that the two inputs are not
equal. This allows the status window display to only be updated whin its message
changes.
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When the Main GSE program is run for the first time, the iteration
terminal value is zero and the welcome message is selected to come out of the
first case structure. This is not equal to the null string which is the default initial
value of the shift register. The status window is updated with the welcome
message, and the welcome message is entered into the shift register. On the
subsequent iterations of the while loop the iteration terminal is no longer zero so
the false case is selected and the welcome message string is passed to both sides of
the Equality comparator. This results in the string being passed straight through
the true case structure, and the status window not being updated.
When a button is pushed, the appropriate case is selected and the
sub-VI called and executed. When control returns to the Main GSE program,
the new text string is sent out of the case structure causing the Equality
comparator to result in a boolean FALSE. This updates the status window with
the new message as before. On the following while loop iteration, the shift
register has the new text string value so the status window will not be updated.
This while loop continues to run in the background until the user depresses the
Quit button.
b. Initialize I/O Boards
The first action to be taken, once the Main GSE program is running,
is to click the Initialize I/O Boards button. This sub-VI must be run first to
properly initialize the NI data acquisition boards in the Macintosh computer.
The initialization only takes a second and the status window is updated to show
that the I/O boards have been initialized. The block diagram for this VI is very
simple, and it has not been included as a figure in this chapter. It merely
contains two sub-VI icons. The two sub-Vis are Initialize MIO and Initialize
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DIO which configure the counters and ports on the two data acquisition boards.
Since the two sub-Vis are not within any program structure, they are executed
concurrently.
(1) Initialize MIO. This sub-VI configures the three counters on
the NB-MIO-16 data acquisition board. The counters are numbered one, two
and five. Its block diagram is shown in Figure 5-11 and Figure 5-12. This
block diagram utilizes a sequence structure in which a portion of the program is
contained within a sequence frame. All operations within frame zero are first
completed, and then control is passed to frame one. Four frames are contained
within the block diagram. This is the method by which LabVIEW allows the
programmer to ensure that certain events occur in a particular order.
The CTRConfig NI LabDriver VI is used in this block
diagram to configure the MIO board counters. Frame zero configures counter
number one, which will be the Word Clock. The counter is gated by a logic high
level to allow for synchronization of the clocks. The edge mode was set to
TRUE in order to correct the problem shown in Figure 5-2. The polarity was
set to the default value of FALSE. These settings ensured that the rising edge of
the Word Clock pulse would occur with the rising edge of the Bit Clock. The
LabVIEW documentation is not very clear on how each of these settings will
affect the counter output. A trial-and-error method was used to ensure that the
clock signals were created properly. The following is a list of the counter
number one characteristics.
• MIO board in NuBus slot #3
• MIO counter #1
• Input signal falling edges are counted
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Figure 5-12 Initialize MIO VI Block Diagram (continued)
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• TC toggle output type is used
• Positive logic output
Counter two is configured similarly in frame one as the
Enable signal. The only difference is that its polarity is switched to be an
inverted output. This ensures that the Enable signal will be low for the first 16
words of the frame of data. This is consistent with the actual telemetry clocks
where the first 14 data words of the PCM matrix are for housekeeping signals.
Counter two is configured as follows.
• MIO board in NuBus slot #3
• MIO counter #2
• Input signal falling edges are counted
• Logic high level gates the counter
• TC toggle output type is used
• Negative logic (inverted) output
Counter five is configured similarly as the Frame Clock in
frame two. It has a positive logic output similar to the Word Clock in frame
zero. It has the following characteristics.
MIO board in NuBus slot #3
MIO counter #5
Input signal falling edges are counted
Logic high level gates the counter
TC toggle output type is used
Positive logic output
The last frame in the sequence calls the DIGPrtConfig
LabDriver VI. This configures the four-bit digital port BDIO on the MIO board
as an output port. The BDIO port pins are shown in Figure 5-1. This step is
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only necessary when using the GSE at the launch site when the MUSTANG
instrument is tested with the Launch GSE interface box. The inclusion of this
frame does not affect performance when using the GSE in the laboratory so the
frame is included all the time. Use of this digital output port is explained in a
later section. The port is configured as follows.
• MIO board in NuBus slot #3
• Port #1 (BDIO) is configured
• Port configured as output
• No-handshaking (nonlatched) mode
(2) Initialize DIO. This sub-VI configures the digital ports on the
NB-DIO-32F data acquisition board. The output connector for the DIO board is
shown in Figure 5-13. The block diagram for this sub-VI is shown in figure 5-
14. This VI also makes use of the sequence structure, and the program is
contained in two sequence frames. The DIO board has 32 digital lines which can
be configured as eight-bit ports for input or output. MUSTANG data words are
ten bits long, so two ports are configured as a group for input of digital data.
Six of the digital lines in the port are not used. Frame zero calls the
DIG Grp
_Config LabDriver VI. This frame assigns two of the digital ports to a
group as follows.
DIO board in NuBus slot #4
Group zero is the group of ports to be configured
Port zero assigns 8-bit Ports zero and one to the 16-bit group zero
Group size of two configures a 16-bit group






















































































Figure 5-14 Initialize DIO VI Block Diagram
79
The handshaking method by which digital data will be latched
into the input port is established in frame one. Pin number 33, labeled REQ1, on
the NB-DIO-32F connector of Figure 5-13 is the handshaking signal sensed by
this group. The origin of this signal is discussed in a later section of this
chapter. The group sends out a handshaking acknowledgement signal, called
ACK1, on pin number 27 which is not used by the electronic interface circuit.
The DIG Grp Mode LabDriver VI is called for the purpose of establishing the
handshaking method, and configures the handshaking mode as follows.
DIO board in NuBus slot #4
Group zero established in frame zero is the group to be configured
Group is configured to recognize rising edge pulsed handshake signals
Group is configured for active-high polarity handshake acknowledge
signals
Group is configured for active-high polarity handshake request signals
Group is configured for level handshake signals
No data settling time is allowed for the group
c. Telemetry Clocks
Once the data acquisition boards have been initialized, the next step
is to run the clocks so that they provide the correct telemetry signals to the
MUSTANG instrument. This is done by clicking the Initialize Telemetry Clocks
button on the Main GSE front panel. The block diagram for this VI is a series of
ten frames which are illustrated in Figures 5-15 through 5-19. The first two
frames configure the RTSI bus to send the master clock signal from the DMA
board to the MIO board. Frame zero clears all signal assignments to the RTSI
bus by calling the RTSI Clear LabDriver VI. Frame two calls the RTSI Conn
LabDriver VI to assign signals to the RTSI bus as follows.
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Figure 5-15 Telemetry Clocks VI Block Diagram (Frames and 1)
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Figure 5-16 Telemetry Clocks VI Block Diagram (Frames 2 and 3)
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Figure 5-17 Telemetry Clocks VI Block Diagram (Frames 4 and 5)
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Figure 5-18 Telemetry Clocks VI Block Diagram (Frames 6 and 7)
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Figure 5-19 Telemetry Clocks VI Block Diagram (Frames 8 and 9)
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DMA board is to be configured
Signal code zero (FOUT) of the DMA board is assigned to the bus
FOUT signal is placed on trigger line zero of the RTSI bus
DMA board is the source of this signal (DMA board transmits)
MIO board is to be configured
Signal code four (SOURCE4) of the MIO board is assigned to the bus
SOURCE4 is assigned to the same trigger line zero as FOUT above
MIO board is the destination of the signal (MIO board receives)
The sub-VI, OUT1 of DIO, is called in frame two, and its operation
is discussed in the next section of this chapter. It places a digital line in a logic
low level. This digital line is referred to as the GATE in the GSE interface
circuit, and its function is to ensure that all the clocks are synchronized to start at
the same time. This GATE line is wired to the external gate input of all of the
clocks. Frame three calls the CTRClock LabDriver VI. This frame starts the
master system clock running on the DMA board as follows.
• DMA board in NuBus slot #2
• Timebase set to internal 1MHz clock by entering a one on the front panel
• Division by five on the front panel results in a 200kHz clock
• Output signal frequency is enabled
Frame four produces the Bit Clock at pin 50 of the MIO connector
by calling the same LabDriver VI. The MIO board receives the system clock as
an input, and sends it out unaltered as the Bit Clock.
• MIO board in NuBus slot #3
• Timebase set to external SOURCE4 line on the MIO board. This means
that the MIO board is receiving the master system clock from the DMA
board via this line of the RTSI bus.
• Division by one results in a 200kHz clock for the Bit Clock
• Output signal frequency is enabled
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Frame five produces the Word Clock at pin 43 of the MIO
connector by calling the CTRSquare LabDriver VI. This library VI allows the
output of a square wave signal which has a duty cycle other than 50 percent,
which is necessary for the other telemetry clocks. The Word Clock is
constructed from the master system clock as follows.
MIO board in NuBus slot #3
Counter one of the MIO board is used for the Word Clock
Timebase also set to external SOURCE4 line on the MIO board
Period one is set to one. This means that the on-cycle of the square wave
will be equal to one period of the timebase.
Period two is set to nine. This means that the off-cycle of the square wave
will be equal to nine periods of the timebase.
Frames six and seven produce the Enable Clock at pin 46 and the
Frame Clock at pin 49 of the MIO connector in the same fashion. The
CTR_Square LabDriver VI is also used here. These clocks, described at the
beginning of this chapter, are constructed as follows.
MIO board in NuBus slot #3
Counter two of the MIO board is used for the Word Clock
Counter five of the MIO board is used for the Frame Clock
Timebase for both is set to external SOURCE4 line on the MIO board
Period one of the Word Clock is set to 160 periods of the timebase
Period two of the Word Clock is set to 1 60 periods of the timebase
Period one of the Frame Clock is set to 10 periods of the timebase
Period two of the Frame Clock is set to 10230 periods of the timebase
Frame eight inserts a one second pause before the clocks are started.
Frame nine asserts the GATE line by calling the OUT1 of DIO VI after the one
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second delay. When the GATE line goes high, all clock timers are enabled, and
they all begin in a synchronized fashion.
The OUT1 of DIO sub-VI is called in the Telemetry Clocks VI, and
its simple block diagram is shown in Figure 5-20. The DIG Out Line
LabDriver VI is called in this block diagram. This VI configures one digital line
on the DIO board to act as the GATE signal for gating of all of the clocks. The
DIO board in NuBus slot #4 is selected. Port #4 of the DIO board is the location
of the port where the digital line will be used. This is a special port and consists
of three permanent input lines and three permanent output lines. Line #0 is
selected which corresponds to the OUT1 line. This is pin 31 of the DIO
connector shown in Figure 5-13. The state input controls whether the OUT1 line
is in a logic high or logic low state. Frame two of the Telemetry Clocks VI














Figure 5-20 OUT1 of DIO Board VI Block Diagram
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d. Data Acquisition
Once the NI data acquisition boards have been initialized and the
telemetry clocks are running, MUSTANG data may be acquired by clicking the
Data Acquisition button of the Main GSE VI. This launches the Data Acquisition
sub- VI. The front panel window was shown in Figure 5-6, and the block
diagram is shown in Figures 5-21 and 5-22. The front panel window of the Data
Acquisition VI automatically opens when the sub-VI is called. This does not
happen for any of the other sub-Vis. Normally a sub-VI is called, executed and
control is then returned to the calling VI. The calling VI has its front panel
showing the entire time. This feature can be configured by command-clicking
on the Data Acquisition icon in the front panel window. Select VI Setup from
the pop-up menu. Under the When used as a sub-VI from any node:, select the
options Show front panel when called and Close afterwards if originally closed.
This will allow the Data Acquisition graph display in its front window to come
into view when the VI is called from the Main GSE VI.
It is very important that power be applied to the MUSTANG
instrument prior to clicking the Data Acquisition button. The power is necessary
in order for the MUSTANG circuit to return the proper handshaking signal. If
the MUSTANG is not powered, the handshaking signal will not be produced, and
the VI will wait for the signals in an endless loop. To recover from this, the
DIGBlkClear LabDriver VI had to be executed to clear the digital input group
prior to proceeding. To correct for this inconvenience, the DIGBlkClear VI
was added to the Data Acquisition VI so that it is executed every time the VI is
entered to automatically clear the input group. The DIGBlkClear VI has no
output, but is wired to the while loop structure. This illustrates the artificial data
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Figure 5-22 Data Acquisition VI Block Diagram Subsequent Cases
91
dependency capability of the LabVIEW program. The VI which clears the input
group will execute prior to entering the while loop.
The Data Acquisition program is contained within a while loop with
two shift registers. The top shift register holds the MUSTANG spectrum that is
acquired, which consists of an array of 512 pixel values. The lower shift
register holds the status message displayed at the bottom of the Data Acquisition
front panel window. The quit button is again wired through an inverter to the
while loop conditional terminal. The iteration terminal is not used for anything
in this block diagram. The other two front panel buttons for Reacquiring a
spectrum and Saving it to disk are bundled into a boolean array and converted to
a decimal number. This is done the same way as was done in the Main GSE block
diagram.
When no button is clicked, then case zero is selected, and the 512
values in the spectrum are cycled through the shift resister. A zero is also sent to
the Equal to Zero comparator. The comparator output is a boolean TRUE which
causes the top input to the Select function to be passed to the second case
structure. The first time the program is run, this is not equal to the null string in
the shift register so the False case is selected and the status window is updated
with the Display Updated message. Despite this message, there is really no
spectrum displayed until the user clicks the Reacquire button the first time. On
the next iteration of the while loop, the Equality comparator sends a boolean
TRUE to the case structure to select the true case, and the status window is not
updated, thus preventing the flickering message on the screen as before.
When the Reacquire button is clicked, case one is selected. This
calls the sub-VI to acquire a new spectrum, and sends the spectrum values to the
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Array to Graph function. This function sends the array values to the graph on
the front panel window. While the reacquire button is depressed, the value of
the boolean array is not zero. This causes a boolean FALSE to be sent out of the
Equal to Zero comparator, and the Acquiring Data message is selected by the
Select function. This value is different from the text string stored in the shift
register, so the output of the next Equality function selects the false case in the
second case structure. This updates the status window with the new message,
Acquiring Data. The new spectrum is obtained and plotted, and the next
iteration of the while loop continues. Now, there are no buttons depressed, so
the Display Updated message is sent to the status window. This lets the user
know when the program is at work collecting the next spectrum, and when the
display on the screen has been updated. This is convenient when many spectra
are acquired and averaged. One of the inputs on the Data Acquisition VI front
panel is for the number of spectra to be averaged. If this number is on the order
of 50, it can take approximately four seconds for all of the data to be taken
before the display is updated.
When the Save button is clicked, case two is selected in the first case
structure. This case calls the Save to Disk sub-VI, which stores the current array
to disk as explained in a later section. This case also causes the status window to
be updated as if a new spectrum is being acquired. No new data is actually taken.
This was just the easiest way to construct the block diagram. When the status
window updates with the Display Updated message, it really only means that the
save operation is complete.
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The actual work done in collecting the data for the new spectrum is
done in the Average N Spectra VI which is called in case one. The operation of
this sub-VI is described in the next section.
(1) Average N Spectra. This VI uses the sequence structure with
three frames in its block diagram illustrated in Figures 5-23 through 5-25. The
number of spectra to be averaged from the front panel is passed into the
sequence structure. A sub-VI, Get N Spectra, is called in frame zero. This VI
actually collects the data for the number of spectra specified by the user. The
data collected is in one long array which is passed to the subsequent frames via a
local variable indicator. The function of the Average N Spectra VI is to average
the number of spectra obtained, and return one spectrum of 512 pixel values.
The output data array is initialized to zero in frame zero, and passed to
subsequent frames via another local variable indicator.
Frame one contains the For loop structure. The limit for the
for loop operation is set by wiring the number of spectra to be averaged to the
count terminal. The iteration terminal holds the value of the current iteration of
the for loop from zero to N-l. A shift register is used in the for loop to pass the
current value of the output data array to the next iteration. The long data array
which holds all of the spectra to be averaged is passed into the for loop from the
upper local variable terminal. This array is sent into an Array Subset function.
The index for the array subset is equal to 512 times the current iteration of the
for loop. The length of the array subset is 512, or the length of one spectrum.
The output of the Array Subset function is an array with 512 elements which is
taken from an integer number of spectra into the acquired data array. This
single spectrum is wired to the Addition function where it is added to a running
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Figure 5-23 Average N Spectra VI Block Diagram (frame 0)
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Figure 5-24 Average N Spectra VI Block Diagram (frame 1)
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Figure 5-25 Average N Spectra VI Block Diagram (frame 2)
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total in the output array as the for loop progresses. The first time through, the
spectrum is added to zero since the output array was initialized to zero. When
the for loop completes, all of the N spectra acquired have been added up, and the
result is passed to the next frame via another local variable.
Frame two actually performs the averaging process. The
summed output array is divided by the number of spectra to be averaged. The
value of the averaged spectrum is passed back to the calling VI which was Data
Acquisition.
(2) Get N Spectra. This sub-VI, called in frame zero of the
Average N Spectra VI, is finally the one which collects the MUSTANG data on
the digital input port lines. It has been significantly revised from past versions
of the program. Several Vis are now incorporated into this one VI with a
sequence structure. All three frames of the sequence in the block diagram are
shown in Figure 5-26. The first two frames call the DIGOutLine LabDriver
VI which was also used in the OUT1 of DIO VI. These frames configure one
digital line on the DIO board as the SWITCH signal which is used to trigger the
GSE interface hardware described in a later section. The DIO board in NuBus
slot #4 is selected. The special port #4 of the DIO board is again selected as the
source of the digital output line. Line #1 is selected this time, which corresponds
to the OUT2 line. This is pin 22 of the DIO connector shown in Figure 5-13.
Frame zero sets the state of the digital output line to a logic low level. Frame
one resets the output line to a logic high level. The SWITCH line in the external
hardware needs a rising edge in order to start the data collection at the beginning




fflggogggg p di.i.o,H d a a pq dp pp d-

































Figure 5-26 Acquire N Spectra VI Block Diagram
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rising edge to ensure that the first pixel obtained corresponds to pixel one of the
MUSTANG spectrum.
Frame two calls the DIGBlkln LabDriver VI. This is the
VI which latches in the data. The DIO board in NuBus slot #4 is again selected.
Group zero which was configured as the input group when the I/O boards were
initialized, is also selected. The count of the number of digital words to collect is
created from multiplying the number of spectra to be averaged by 512. The
collection interval is set to zero since the data is latched via a handshaking signal.
When frame two begins execution, the REQ1 signal on pin 33 of Figure 5-13 is
monitored for a handshake signal. Each handshake pulse which appears on this
line causes a new data word to be latched. The data is physically collected into a
buffer in the computer memory which is represented by the output array. This
is one long array with length equal to an integer multiple of 512, depending on
the number of spectra to be averaged. This long data array is passed back to the
calling VI described previously which averages the spectra.
(3) Save to Disk. This sub-VI is called in case two of the Data
Acquisition VI. Its block diagram uses the For loop structure and is shown in
Figure 5-27. This VI has been totally rewritten from the previous version.
Artificial data dependency is used to control the program flow. A new file is
first opened with the New File function which is wired to the for loop boundary.
No data is passed to the for loop on this wire. The wiring ensures that the new
file will be opened before the for loop is executed, and data is written to the file.
The same technique is used to close the file. The for loop must complete















Figure 5-27 Save to Disk VI Block Diagram
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The Open File function brings up the standard Macintosh open
file dialog box when executed. The prompt string can be entered, and will be
displayed in the dialog box to tell the user what to type in for a filename. The
file type must be entered, and the standard TEXT file is used in this application.
A LabVIEW file type could have been used in order to allow for recalling the
spectrum later, and displaying it on the LavVIEW graph. Most of the
MUSTANG data is analyzed on a separate Digital VAX computer system, so the
TEXT file is a good standard to use when transferring data between computers.
The For loop writes the data to the previously opened file.
There is no input to the For loop count terminal, so it utilizes an auto-indexing
mode. The indexing occurs on the loop boundary. The array sent into the for
loop has 512 elements, so the For loop will execute 512 times, and bring in one
element of the array with each iteration. An array can also be created on a loop
boundary by the same principle, but this feature is not used in this VI. The
number sent into the for loop from the array is a floating point number and must
be converted to a string for storage in a text file. The array element is sent into
the To Fractional function. The output is an eight character floating point string
with precision to four decimal places. A carriage return is appended to the
element and it is written to the file. File pointers are maintained within the
LabVIEW program so the user need not be concerned with where the value is
being written in the file. The completed TEXT file has 512 lines of data with
one floating point number per line. After the last array element has been written
to the file, the file is closed, and control is returned to the calling VI.
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3. Launch Software
The program described above must be changed when used to monitor
the MUSTANG in the launch configuration. When the instrument is in the
rocket, a separate GSE electronic interface box is used. This interface has no
connection between the GATE signal out of the DIO board and the gate inputs to
the counters on the MIO board. The lab GSE interface makes this connection
inside the box. In the launch configuration, the software is changed to provide
the GATE signal out of the MIO board at BDI03, pin 32 in Figure 5-1. When
the Launch GSE interface is used, a connector adapter is used to connect the MIO
cable to the T/M input. This adapter connects the GATE signal at pin 32 to the
gate inputs for the counters at pins 42, 45 and 48 of Figure 5-1.
a. Launch Telemetry Clocks
The software modification for the launch configuration is shown in
Figures 5-28 and 5-29. Only two frames of the Telemetry Clocks VI need to be
changed. These frames call the OUT3 of MIO sub-VI which controls the BDI03
output line of the MIO board. The only purpose of this change in the software is
to synchronize the telemetry clocks when using the Launch GSE interface. The
data is still acquired as described previously.
A separate sub-VI, called Launch Clocks, which has these changes
has been written for use with the Launch GSE. It can easily be placed in the
Main GSE VI by command clicking on the Telemetry Clocks VI icon in Figure
5-10 and choosing Replace VI from the pop-up menu. This one simple software


















This turns off the gate line for all the clocks
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Figure 5-28 Launch Telemetry Clocks VI Block Diagram (frame 2)
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This turns on the system enable bit
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Figure 5-29 Launch Telemetry Clocks VI Block Diagram (frame 9)
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b. Faulty Telemetry Clocks
An attempt was made to create a faulty set of telemetry clocks in the
LabVIEW program which would simulate the overlapping Enable Clock shown
in Figure 2-5. If the GSE clocks could be made to look exactly like the real
telemetry clocks, then there would be no uncertainty about the interface circuit
operation in the launch configuration.
The system clock is formed by using an internal 1MHz clock as a
timebase, and dividing it by five to get the 200kHz clock. In order to get the
small overlap in the Enable Clock with the 17th Word Clock pulse, it is
necessary to have a much finer time unit than 5}is. The clocks can be constructed
directly from the 1MHz internal clock, which gives a time unit of l(is. Using
this clock for the master system clock would theoretically enable construction of
an Enable Clock which is similar to the real waveform. Unfortunately, when
using a time unit this small, a limitation in the software is reached. This
limitation is described in Reference 8, and occurs when using the high clock
speeds as a timebase for the counters. It becomes impossible to predict if the
counter will synchronize to the timebase in the first period, or if it will require
an additional period to synchronize. This uncertainty makes it impossible to
synchronize all of the telemetry clocks in this application when using the fastest
timebase.
This problem appears to be an inherent limitation in the LabVIEW
software, and an alternate solution is not immediately apparent. The above
method was tried and the clocks were found to be synchronized differently each
time the program was run.
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TABLE 5-2 LABDRIVER LIBRARY Vis













C. GSE HARDWARE EQUIPMENT
The two GSE electronic interface boxes synchronize the collection of the
MUSTANG data the same way. The interface is responsible for sending the
handshaking signals to the MIO board, and for synchronizing the first handshake
signal with the first pixel read out in the frame. The circuit diagram for the
GSE interface electronics is shown in Figure 5-30. While this diagram may not
match up pin-for-pin with the existing circuit, it is functionally correct. Figure
5-31 is the timing diagram which shows the control waveforms for the GSE
interface electronics.
The Latch signal is used from the MUSTANG interface as a trigger signal
for generation of the handshake pulse. The Latch is fed into the input of the first
monostable multivibrator, which is programmed to generate a 10.4|is positive
pulse on the falling edge of Latch. This pulse is fed into the input of the second
monostable on the same chip which generates a 5.2|is positive pulse with the
rising edge of the input. I would have expected this pulse to be generated on the
falling edge of the 10.4(is pulse. That would have effectively inserted a IOjis
delay in collecting the data. In the current configuration, the 10.4|is pulse serves
no purpose, and is not used. In any case this delay is critical to the proper
collection of data from the MUSTANG.
The 5.2|is positive pulse is sent to an And gate which forms the handshake
signal. The other input to the And gate is the output of the D-flip-flop. The
flip-flop is clocked by the Frame Clock, and is rising-edge triggered. When the
Data Acquisition VI is called in the program, the SWITCH signal is set low and
then high by the OUT2 of DIO sub-VI. The SWITCH is on pin 22 of the DIO
connector shown in Figure 5-13. The low-to-high transition of this signal
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Figure 5-31 GSE Interface Electronics Timing Diagram
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triggers a second monostable which produces a negative pulse that is the Clear
input to the D flip-flop. Since the flip-flop has an asynchronous clear input, its
output goes low immediately, and does not go high again until the next Frame
Clock pulse. After the next Frame Clock pulse, the flip-flop sends a logic high
level to the And gate. The And gate output will then be equivalent to the
monostable pulses at its other input.
The key to getting this configuration to acquire data in a synchronous
manner is for the LabVIEW program to be ready to start latching data when the
first handshake pulse occurs. The time delay between the time the LabVIEW
program is executed and the time when it is really ready to accept data at the
DIO ports is not documented in the manuals. Experience has shown that several
frames of data can go by before data is actually collected. This amounts to
several hundreds of milliseconds which is not unreasonable, but it was also not
accounted for in the original design of the GSE interfaces. The duration of the
monostable pulse that is the flip-flop clear is the critical parameter in making this
interface work.
One frame of MUSTANG data is taken in 51.2ms. The flip-flop Clear signal
was originally set to have a duration of 31ms which is less than one frame. The
duration was adjusted to the maximum possible value of 155ms without
exceeding the maximum resistor value for the monostable. This pulse can be
lengthened further by adding an additional capacitor in parallel. This
modification to both the Lab and the Launch GSE interfaces improved the
reliability of data synchronization considerably, but it is still not flawless.
Additional modifications were also made to the GSE interface boxes in
preparation for the next MUSTANG launch. Both boxes had to be modified to
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accommodate the additional -15V signal for the high voltage circuit which was
added with the new interface circuit. Both boxes also had to be modified to use
the Gain Select signal which was added for the next launch. A mechanical switch
was added on the Lab GSE interface box to allow the user to select the desired
gain for testing and calibration. In the Launch GSE interface box, the Gain
Select signal comes from telemetry, and must be monitored in software.
D. SPARE DETECTOR BOX CONSTRUCTION
A method of testing the MUSTANG interface without actually having to use
the MUSTANG instrument was desired during the course of this thesis work. A
spare Hamamatsu Image Sensor and Driver/Amplifier board were available, so
they were mounted in an aluminum box as shown in Figure 5-32. This provided
the exact same pin connections that exist on the MUSTANG instrument. A
window was cut out of the box to accommodated the photosensitive area of the
image sensor. Various masks could be placed across this window to produce a
geometric pattern in the spectrum obtained when reading out the photodiode
array. This would allow for testing the MUSTANG interface circuit without
having to use the MUSTANG instrument and delicate wavelength calibration
lamps.
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Figure 5-32 Spare Image Sensor Detector used in Interface Circuit
Testing
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VI. FLIGHT QUALIFIED INTERFACE CONSTRUCTION
The next chapter explains how the circuit design described in Chapter IV was
validated. Once the design was validated, it had to be laid out to facilitate the
manufacture of a printed circuit board (PCB). A PCB was necessary for the
final flight-qualified interface circuit. All of the measurements and oscilloscope
photographs shown in the next chapter were performed on the actual printed
circuit boards.
A. PRINTED CIRCUIT BOARD DESIGN CONSIDERATIONS
Several factors came in to consideration when laying out the circuit design
on a PCB. The first factor was the size constraint of the interface flight box
enclosure. The interface box is fixed to the side of the HIRAAS instrument with
four studs that are permanently attached to the titanium plate of HIRAAS. These
studs are centered at the corners of a square that is three and one half inches on a
side. The studs are long enough to accommodate a box that is two and one half
inches high. There is physically enough room for a box that is approximately
four and one half by four and one quarter inches with holes drilled for the
mounting studs. Since the HIRAAS instrument is made of titanium, it was easier
to construct the MUSTANG interface to fit the existing studs than to move the
studs to accommodate a new design. These dimensions put a limit on the size of
the PCB that could be used.
Due to circuit complexity and small area, a four-sided PCB was considered
with a Power and Ground plane sandwiched between two signal trace layers.
The additional features described in Chapter IV that were added to the revised
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interface circuit made it physically impossible to fit all of the necessary
components on a single PCB. The design was spread out among two PCBs which
could fit, parallel to eachother, within the height constraints of the interface box.
The next factor to consider in the design was how to divide the components
up among the two PCBs. All of the components associated with the data
collection were placed on one board. These included the A/D converter, FIFO
memory buffer and the latches. All of the components associated with
generating the proper command signals and the high voltage circuitry were
placed on the other board. The command signals had to be passed to the other
board via some external wires. This is not the most desirable method of
interconnecting components, but could not be avoided in this case.
The final design consideration involved how to distribute power and ground
to all of the necessary components. Appendix D and Appendix E recommend use
of a low impedance ground for external connection of the analog and digital
grounds of the A/D and D/A converters, respectively. The TTL outputs of the
integrated circuits in the interface consist of a pair of transistors in a push-pull
arrangement which generate large current transients during state transition. Due
to the high number of digital signals running around on the PCB, noise spikes
are likely to occur on the power and ground lines. The best way to remedy this
situation is to use a large ground plane on one side of the PCB with bypass
capacitors placed on the voltage supply of every integrated circuit. This results
in much smaller spikes which travel smaller distances on the board [Ref. 1 1 :pp.
599-600].
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B. PRINTED CIRCUIT BOARD LAYOUT
The layout for the two PCBs was performed with a CAD tool on a personal
computer. The Tango PCB Plus software package was used on an IBM
computer. The layout was done by hand on the computer instead of using the
auto-routing feature. The relatively small scope of this design made a hand
layout feasible. This allowed for custom component placement which would give
the shortest signal traces on the board. The boards were designed with a ground
plane on the top layer, or component side of the board and the signal traces on
the bottom layer. A silk screen was added to the top layer to show component
placement, and a solder mask was added to the bottom layer. The layout files for
each board layer were converted to a Gerber file format which was readable by
the PCB manufacturer. The overall PCB composition is shown in Figure 6-1.
PhotOplot images o( the PCB layers are shown in Figures 6-2 through 6-7.
Components Top Silkscreen Layer
Ground Plane Layer
Circuit Board
Bottom Signal Trace Layer
Bottom Solder Mask























Figure 6-2 MUSTANG 1 Top Silkscreen Layer






























Figure 6-4 MUSTANG 1 Top Ground Plane Negative
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Figure 6-5 MUSTANG 2 Top Ground Plane Negative
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Figure 6-7 MUSTANG 2 Bottom Signal Traces
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C. INTERFACE FLIGHT BOX ENCLOSURE DESIGN
A flight box enclosure was milled from a solid piece of aluminum in two
halves. Each half of the enclosure houses one circuit board, and the two halves
are bolted together for mounting with the MUSTANG instrument. The two
halves of the enclosure are shown in Figure 6-8 and Figure 6-9 prior to
conformal coating of the circuit boards. The PCB mounting screws provide a
low impedance path from the ground plane on the boards to the enclosure casing.
25-pin D-sub connectors interface each circuit board to the MUSTANG wiring
harness. Command signals which must travel between circuit boards are
jumpered across the D-sub connectors. Figure 6-10 shows the flight-qualified
configuration of the flight box enclosure and wiring harness mounted on the
MUSTANG instrument. Pin assignments for the wiring harness are shown in
Figures 6-1 1 and 6-12.
o
Figure 6-8 MUSTANG 1 PCB Flight Configuration
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Figure 6-9 MUSTANG 2 PCB Flight Configuration
Figure 6-10 MUSTANG Interface flight Box and Wiring Harness
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+5V High Voltage Power
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Figure 6-11 MUSTANG Wiring Harness Connections to Telemetry
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Video Data Signal In (coax)
-15V Instrument Power In














































































+5V Instrument Power In
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-15V High Voltage Power In
25-pin D-sub Connector
MUSTANG 2 (bottom)
Figure 6-12 MUSTANG Wiring Harness Connections at Interface Box
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VII. INTERFACE CIRCUIT DEVELOPMENT AND TESTING
Testing of the MUSTANG electronic interface circuit occurred in several
distinct phases. The design of the electronic interface was described in great
detail in Chapter IV. The design, itself, was the subject of the first test.
Although the design stands up to rigorous timing analysis on paper, it had to be
validated with real integrated circuits and wires. This initial validation was done
with a breadboard layout. When this functioned satisfactorily, a wire-wrapped
prototype board was constructed. Since the design flaws of the original
MUSTANG interface circuit were not discovered during laboratory testing, a
foolproof method of testing the revised circuit had to be devised. The only way
to be sure that the interface would function correctly in flight was to test it with
the other flight components. A special trip was scheduled to NASA Goddard
Space Flight Center, Wallops Flight Facility in Wallops Island, Virginia to test
the interface with the Aydin Vector MMP-600 PCM Encoder providing the
clocking signals. Once the circuit operation was demonstrated under flight
conditions, the final flight-qualified circuit was constructed and subjected to
rigorous tests at the formal rocket and payload integration at Wallops Island.
A. ORIGINAL BREADBOARD DESIGN VALIDATION
A breadboard was selected as the first medium on which to layout the
redesigned interface circuit for several reasons. The breadboard is easy to work
with, and provides its own power and some control signals for intermediate
testing. Signal paths are easily traced on a breadboard circuit which aids in
troubleshooting. Several alternatives can be quickly and easily compared by
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plugging and unplugging wires and integrated circuits. The breadboard does
have several disadvantages, however. The circuit layout is inherently messy
since wires must pass over the top of the circuit. The layout is generally very
noisy with long wires adding significantly to stray capacitance. There is a large
amount of coupling between signals which are physically adjacent on the
breadboard.
The advantages above make the breadboard ideal for testing new designs.
The first step was to get familiar with the operation of the different integrated
circuits. Various control signals and outputs were studied for the A/D converter,
D/A converter, FIFO, monostable multivibrator and other integrated circuits.
Once all of the circuit components were fully understood, the circuit described in
Chapter IV was constructed. Some important design considerations were
addressed at this point. The data word to be stored in the FIFO memory was ten
bits wide. The two FIFO integrated circuits could each store nine bits each, and
the two latches could store eight bits each. The bits of the data word had to be
divided between these components. Each component was MILSTD 883 Class B
screened for high reliability, and no one integrated circuit was more prone to
failure than any other. It was decided to split the bits evenly between the FIFO's
and latches. Relative component placement in the layout was also considered to
ensure short signal pathlength for minimum noise. The bit numbering scheme
for the A/D converter was opposite to the convention used by the rocket payload
wiring diagrams. Care had to be taken to ensure the most significant bit, (MSB),
and least significant bit, (LSB), were kept in their proper orientation when
delivered to the PCM encoder circuitry. A summary of the bit numbering
notation is as follows.
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• MSB = HAS 1202A Bit 1 (pin 5) = Rocket Payload Connector Bit 9
(pin 19)
• LSB = HAS 1202ABit 10 (pin 14) = Rocket Payload Connector Bit
(pin 10)
The breadboard circuit was connected to the GSE described in Chapter 5 and
found to operate correctly. The spare detector box was used as the source of
analog signal input. A mask with three pinholes of various sizes was placed over
the detector window, and a spectrum was obtained with the Macintosh II
computer. The spectrum obtained had three features corresponding to light
from the pinholes reaching the image sensor. The spectral features corresponded
to the size and location of the pinholes in mask. This verified correct operation
of the interface circuit design. The breadboard circuit is shown in Figure 7-1.
The next step was to develop a wire-wrapped prototype circuit suitable for
testing outside of the laboratory.
B. WIRE WRAPPED PROTOTYPE CONSTRUCTION
Wire-wrapped circuits on a good-quality vector board provide a much more
durable and reliable circuit. High-reliability integrated circuit sockets were used
for good connections at all components. Since the MUSTANG interface design
had already been verified, the emphasis in this circuit construction was on circuit
layout and neatness. An attempt was made to place components as they would be
placed on the final flight-qualified printed circuit board. This gave an indication
of the noise behavior of the final circuit with the components operating in close
proximity to one another. D-sub connectors were mounted to the vector board,
and the circuit was tested with the same laboratory GSE. The wire-wrapped
prototype circuit is shown in Figure 7-2.
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Figure 7-1 Breadboard Prototype Interface Circuit
Figure 7-2 Wire-wrapped Prototype Interface Circuit
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The main purpose of constructing the more rugged wire-wrapped circuit,
was to allow for transportation to Wallops Island, and testing at the NASA,
Wallops Flight Facility. A breadboard design would never have survived
shipping intact. The breadboard circuit worked as expected in the laboratory
GSE setup. The most important question to be answered was if it would work on
the rocket with the PCM encoder supplying the synchronized clocking signals. A
test was scheduled at Wallops Island, but a foolproof method had to be devised to
ensure that all 512 photodiodes, actually made it to the rocket telemetry section.
Two methods were possible to test the circuit. The first method would be to
hook it up to the MUSTANG instrument, and use one of the wavelength
calibration lamps. The spectral components gathered by the MUSTANG would
then have to be compared to the known spectral characteristics of the lamp. If a
data shift occurred, as in the first MUSTANG flight, then we would know that
data was being lost again. This method did not allow for ensuring that every
single data word was getting through. It would only give a rough idea if the
circuit was working correctly or not.
The second method involved using the spare detector. This eliminated the
need for any type of calibration lamp or the MUSTANG instrument itself. The
test would involve using some type of geometrical pattern on the spare detector.
This alternative relied only on geometry to determine if every data word was
getting through, and looked much more promising than evaluating an ultraviolet
spectrum taken by the instrument. This method was selected as the best way to
test the circuit. Several geometric patterns were evaluated for their ability to
distinguish a single photodiode in the output data.
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The pinhole mask produced a spectral feature that was much too broad to
distinguish a single pixel. Next, a very narrow slit was constructed in front of
the detector window with two razor blades. The blades were moved slightly
apart at one end to produce a spectrum that looked like a ramp. The ramp
spectrum had enough fluctuations in it to prevent its use in determining if a
single word was lost in the spectrum. Next, the razor blades were used to make
a uniform slit with a very thin wire placed perpendicular to the slit. The shadow
cast by the wire on the image sensor was still approximately five pixels wide.
This was too wide to determine each individual pixel. Finally, a satisfactory test
was devised using a single razor blade and a micrometer rig. This test is
described fully in the next section.
C. PRELIMINARY TESTING AT WALLOPS ISLAND
The prototype interface circuit and all of the GSE were transported to NASA
Goddard Space Flight Center, Wallops Flight Facility in Wallops Island,
Virginia. NASA provided the actual sounding rocket telemetry section for our
use in the tests. The PCM encoder was programmed just as it was for the
MUSTANG sounding rocket flight. The test micrometer rig and the spare
detector were setup as shown in Figure 7-3 and Figure 7-4. The prototype
interface circuit was connected to the PCM encoder, and to the spare detector. A
light source was set up approximately 20 feet across the room to illuminate the
detector. The overhead lights were turned off for the duration of the test
described below.
A razor blade was attached to the micrometer with its edge vertical. The
spare detector was positioned behind the razor blade relative to the light source.
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Figure 7-3 Electronic Interface Prototype Circuit and Spare Detector
Figure 7-4 Micrometer Rig and Spare Detector Test Setup
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The micrometer travel was horizontal so that as the razor blade moved, it
obscured from the light source each successive photodiode on the image sensor.
1. Testing of the Original Electronic Interface Circuit
The first test conducted with the micrometer test rig was of the original
MUSTANG interface circuit. In order to validate past analysis on the
MUSTANG flight data, it was desired to verify that every 17th data word was
really dropped out. It was also desirable to determine if any extra data words
were really dropped out, and if so, the location in the spectrum of the lost words.
The 512 data words from the original MUSTANG interface were observed on
the ground station computer. The micrometer was translated in 50jim
increments, since that is the pitch of an individual photodiode on the linear image
sensor as described in Chapter II. The photodiodes in the linear array that were
exposed to the light, produced a uniform value at the output observed in the
telemetry computer. The photodiodes in the shadow of the razor blade produced
a significantly lower value at the output. It was possible to determine from the
output observed on the telemetry computer, the location of the razor blade edge
to within a single pixel location. This made it possible to uniquely identify every
single pixel in the spectrum produced by the image sensor. As the micrometer
was rotated another 50fim, one pixel in the output would go from a high to a low
value indicating that it was being shaded by the razor blade. A slight amount of
diffraction was exhibited by the light passing the edge of the razor blade, but
each individual pixel could easily be identified in the output.
When the micrometer was translated, and the computer output did not
change, there was indication that the data from the photodiode at that location
was being lost. The test verified that every 17th data word in the spectrum was,
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in fact, lost as suspected. Three additional data words were found to be lost
from the spectrum at pixel locations 103, 240 and 376. This data loss was
exactly as predicted in the data analysis performed on the MUSTANG flight data
[Ref. 3:p. 72]. The results of this test are summarized in Appendix L. The
location of all lost data words in the spectrum is identified in this Appendix,
along with the corresponding wavelength for each pixel. This data assumes
3. 133A wavelength per pixel.
2. Testing of the Revised Electronic Interface Prototype Circuit
The revised electronic interface circuit was tested under the exact same
conditions as the original circuit described above. The micrometer rig was
moved over the entire length of the image sensor. Every single photodiode was
found to be represented in the output spectrum indicating that no data words
were lost. This test positively verified the functionality of the revised interface
circuit. The next phase of development was to produce the printed circuit boards
described in Chapter VI for construction of the final flight-qualified interface
circuit.
D. VALIDATION OF FLIGHT-QUALIFIED CIRCUIT
Several copies of the two printed circuit boards were manufactured by West
Coast Circuits, Inc., in Watsonville, California. High-reliability integrated circuit
sockets were used with the first set of printed circuit boards. The circuit boards
were secured in the flight interface box and attached to the MUSTANG
instrument. The circuit was verified to operate properly when tested from the
laboratory GSE setup. The clock synchronization waveforms produced by the
GSE were discussed in Chapter V All other control waveforms generated by the
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interface circuit are presented in this section for verification of proper
operation.
1. Driver/Amplifier Board Signals
The Hamamatsu Driver/Amplifier circuit within the MUSTANG
instrument needs only two control signals for its operation, a system clock and a
start command. The system clock is the same as the Bit Clock produced by the
GSE as shown in Figure 5-2. The Start command is produced by the interface
circuit and is shown, along with the Frame Clock, in Figure 7-5. The Start
command is produced by a monostable multivibrator as described in Chapter IV.
It was configured to be a positive pulse of approximately 6.53(is duration
triggered by the rising edge of the Frame Clock pulse. The Frame Clock as
described in Chapter V, is high for one data word in 1024. The duration of the
Frame Pulse is 50|is and the period is 51.2ms. The Start pulse in Figure 7-5
rises with the rising edge of the Frame Clock pulse and falls approximately 6.5fis
later, as designed. The Reset command, shown in Figure 4-1, is used to reset the
FIFO memory at the beginning of each frame of data. It is derived from the
complementary output of the same monostable that generates the Start pulse.
The Reset pulse is just the inverted signal of the Start pulse and is not shown
here.
The Hamamatsu driver/amplifier circuit provides the Trigger signal
which pulses high each time the analog signal read out from a new photodiode is
stable. The Trigger pulse duration is 5fis and a new pulse occurs every 20(is.









Figure 7-6 Bit Clock (top) and Trigger Signal (bottom)
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2. Data Acquisition From the MUSTANG Instrument
The data from the MUSTANG instrument is in the form of an analog
voltage. The analog signal is referred to as Video Data. This analog voltage is
delivered to the interface circuit via a coaxial cable, and must be accepted when
the Trigger control signal is high. The command signals discussed in Chapter IV
for digitizing and storing the analog voltage are shown in this section.
a. Command Signals
An Encode command is generated with a monostable multivibrator
on the rising edge of the Trigger signal. This command pulse tells the A/D
converter that the analog input voltage is constant, and ready to be digitized.
The positive Encode pulse was configured to have a duration of 525ns and is
shown in Figure 7-7 along with the Trigger signal that initiates it.
The Data Ready signal is a positive pulse generated by the A/D
converter. The Data Ready pulse goes high after the Encode pulse goes high to
signify that the data conversion process has started. Data Ready goes low when
the data conversion process is complete signifying that the digital word
representing the analog signal has been latched and is available at the output pins.
Figure 7-8 shows the Data Ready signal compared to the Trigger signal. Figure
7-9 shows the Data Ready signal compared to the Encode command signal. The
Data Ready signal is supposed to go high approximately 60ns after the rising
edge of the Encode command, and this is verified in Figure 7-9. The data
conversion in the A/D converter is supposed to take no longer than 1.46|is plus
the duration of the encode command. Figure 7-9 shows that the data conversion




















Figure 7-10 Data Ready Signal (top) and Write Command Signal
(bottom)
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The Write command signal tells the FIFO that the digital data out of
the A/D converter is valid and should be latched into the FIFO. This negative
pulse is also generated by a monostable triggered from the falling edge of the
Data Ready signal. The Write command signal is shown in relation to the Data
Ready signal in Figure 7-10. The Write pulse duration was configured to be
0.98|is, and it is verified to be just less than one microsecond in Figure 7-10.
Close inspection of this figure reveals that there is a noticeable propagation delay
for the monostable in generating the Write command pulse. The falling edge of
the Write signal occurs several tens of nanoseconds after the falling edge of the
Data Ready signal as predicted in Figure 4-2.
Another feature apparent in the Write command signal of Figure 7-
10 is the significant noise present in the first 0.5}is of the oscilloscope trace.
This noise is due to the Encode command which goes low at that time. This can
be verified from Figure 7-9. This noise, while significant, does not cause any
problems in the control of the interface circuit. The noise is in no danger of
being interpreted as a false Write command signal. This digital noise did,
however, find its way into the analog voltage signal from the MUSTANG
instrument which had to be corrected in the final design.
b. Digital Noise Imposed on the Analog Voltage Signal
In the original MUSTANG interface circuit, the digital and analog
grounds were all connected together via a ground plane which filled one side of
the printed circuit board. This meant that any digital noise caused by transitions
in all of the command signals, could reach the analog voltage signal through the
ground plane. In an effort to prevent this noise in the analog signal, the coaxial
shield around the analog signal line was not connected from the driver/amplifier
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circuit to the SMA connector on the MUSTANG instrument. This intended fix,
in fact, had the opposite effect. The analog voltage signal produced by the image
sensor on the driver/amplifier circuit is referenced to an analog ground on the
driver/amplifier board. The analog ground is tied to the digital ground on the
driver/amplifier circuit, and this cannot be altered. The analog voltage signal
traveled down a coaxial cable to the interface circuit to be digitized by an A/D
converter. The ground, that this analog signal was referenced to, was not passed
to the interface circuit, but was interrupted by the open circuit at the SMA
connector on the MUSTANG instrument.
Effective signal grounding and shielding is a complex science to the
extent that it could almost be called an art. The ideal system ground would be a
single point. Since circuits and components have physical size, a point ground is
not feasible. Instead, the ground must be distributed around to all components
on a plane, through wires or through metal casings of circuit enclosures and
instruments. This leads to multiple paths or loops in the ground paths between
components in the system. The ground elements are therefore exposed to
magnetically induced currents and other phenomena which result in potential
differences throughout the ground system.
In the case of the original MUSTANG configuration, the ground
that the analog signal was referenced to was not at the same potential as the
ground on the interface circuit. The coaxial cable in the spare detector box is
not grounded to the box itself. This is the same as the configuration in the
MUSTANG instrument. Figure 7-11 was obtained using the Video Data signal
out of the spare detector circuit and the revised interface circuit. The Video
Data signal of approximately two volts is shown in reference to the Trigger
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signal. The Trigger signal initiates all of the data conversion process, indicating
that the analog voltage is stable. There is clearly a lot of noise in the analog
signal while the Trigger signal is high. Voltage swings of the noise spikes are
nearly one volt peak-to-peak, and are due to the digital transitions of the control
signals as will be explained later. The spikes are so large simply because the
ground potential at the driver/amplifier circuit is not the same as the ground





Figure 7-11 Trigger Signal (top) and Unreferenced Video Data
Signal (bottom) before connecting coaxial shield
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c. Modifications to Reduce Noise in the Analog Voltage
Signal
The first correction to decrease the noise present on the analog
signal was to reconnect the coaxial shield from the driver/amplifier circuit to the
SMA connector on the MUSTANG instrument. This ensured a contiguous
ground shield from the origin of the Video Data signal, all the way to the A/D
converter. The results of this modification were rather spectacular, and are
shown in Figures 7-12 and 7-13. These figures were obtained by viewing the
Video Data signal from the MUSTANG instrument with only instrument power
applied. The high voltage circuit was not energized, so the instrument output
was due only to dark current. The Video Data signal amplitude is only about
80mV, and the noise has been reduced to approximately ±40mV. This is a very
significant improvement.
The origin of the noise spikes can easily be determined from the
figures. Figure 7-12 shows the Video Data signal in reference to the Encode
command signal. The Encode command pulse transitions are responsible for the
first two noise spikes on the Video Data signal. Figure 7-13 shows the Video
Data signal referenced to the Data Ready signal. The falling edge of the Data
Ready signal is responsible for the next noise spike visible in the Video Data
signal. The fourth noise spike is due to the rising edge of the Write command
pulse which is not shown in these figures. Close inspection also will show that
there are smaller noise spikes that occur at 2.5jis intervals which correspond to
transitions of the Bit Clock.
The ten most significant bits are being used on the A/D converter






Figure 7-12 Encode Command Signal (top) and Video Data Signal





Figure 7-13 Data Ready Signal (top) and Video Data Signal (bottom)
after connecting coaxial shield
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resolution in the digitized signal. The noise observed in Figures 7-12 and 7-13
indicates that the low three or four bits would vary with noise. After the Encode
command pulse goes low, the analog voltage signal is relatively noise free until
A/D conversion is complete. This allows for a quiet environment in which the
current-output D/A converter, successive approximation register and high speed
comparator can digitize the analog signal within the A/D converter. Pulldown
resistors were placed on the four least significant bits to aid in sinking current
for transitions in a noisy environment as suggested in Appendix D. All of the
noise that occurs in the analog signal after the digitizing is complete is not of
concern. The digital data bits are latched in the successive approximation
register with the falling edge of the Data Ready pulse.
One additional attempt to reduce the noise on the analog voltage
signal was to separate the analog and digital ground at the interface circuit. It
was hoped that isolating the analog ground of the A/D converter from the digital
ground plane of the interface circuit would reduce the noise seen in Figures 7-12
and 7-13. A portion of the ground plane on the printed circuit board was carved
out to accommodate the analog ground pins of the A/D converter and the same
measurements were taken. Unfortunately, this resulted in slightly higher
amplitude noise spikes. The recommendation of Appendix D, for a low
impedance ground plane to connect the analog and digital ground pins of the A/D
converter, was followed, and the ground plane was left intact on the flight-
qualified interface circuit boards.
3. Data Transfer to the PCM Encoder
As mentioned in Chapter IV, this portion of the interface circuit was the
most important as far as timing analysis was concerned. The gated Enable
143
signal was created to be synchronous with the falling edge of the Word Clock.
This is shown in Figures 7-14 and 7-15. These figures show the gated Enable
signal in reference to the Word Clock. The gated Enable signal rises with the
falling edge of a Word Clock pulse, and falls with the falling edge of the Word
Clock for the 17th data word.
The Read command signal is shown in reference to the gated Enable
signal in Figures 7-16 and 7-17. This is the most critical signal in the interface
circuit since it was the source of data loss in the original MUSTANG interface
circuit. The first Read command pulse is shown in Figure 7-16, and it goes low
immediately with the rising edge of the gated Enable signal. This validates the
design described in Chapter IV. All 16 Read command pulses were counted
while the gated Enable signal was high on the expanded time scale mode of the
oscilloscope. No glitch of any kind is apparent on the Read command line from
Figure 7-17 after the gated Enable signal goes low. This verifies that no extra
Read command pulses will be generated in the interface circuit; therefore, no
data will be lost.
The negative Read command pulses were created from a monostable
multivibrator, and configured to be 2.8|is in duration. The Read pulse was
triggered on the rising edge of the inverted Word Clock which is shown by its
relationship to the gated Enable signal in Figure 7-16. The duration of the Read
command pulse is verified in Figure 7-18 where the Read pulse is shown as
compared to the Latch command pulse. The positive Latch pulse is also
generated from a monostable triggered from the same edge as the Read pulse.































Figure 7-18 Read Command Signal (top) and Latch Signal (bottom)
Read pulse ended up about 3.2(is, and the Latch pulse about 2.3|is which fulfills
the requirements of the circuit design in Chapter IV.
4. Instrument Gain Control Voltage
The instrument gain control voltage was measured with a multimeter at
the output of the D/A converter. The measured voltages listed below are
consistent with the calculated voltages from Figure 4-5.
• Measured High Gain Control Voltage = 9.706V
• Measured Low Gain Control Voltage = 9.394V
Due to the extreme sensitivity of the instrument gain to this control
voltage, it was imperative that this analog voltage be noise free. The analog
voltage was observed on an oscilloscope, and a significant amount of noise was
present. This noise was believe to be a product of the test setup. A differential
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measurement was performed using the oscilloscope and two probes with their
leads twisted together. No noise was observed beyond the accuracy of the
measurement which was 20mV peak-to-peak.
E. ROCKET INTEGRATION TESTING AT WALLOPS ISLAND
The MUSTANG instrument was taken to the Naval Research Laboratory
where it was integrated with the HIRAAS instrument. The MUSTANG
physically attaches to the side of HIRAAS in the Experiment section of the
rocket. It was tested in this configuration with the Launch GSE supplying
telemetry clocks, and was found to function without problem.
The rocket Experiment section was transported to Wallops Flight Facility for
the full rocket integration testing. All sections of the rocket were first connected
electrically, and a series of sequence tests were performed. The sequence test
performs an actual launch countdown, and all flight timers and relays are tested
to ensure that the preprogrammed events happen according to the flight schedule.
A brief summary of major flight events are as follows.
-120 seconds Begin countdown
-30 seconds Rocket on internal power
seconds Terrier ignition
12 seconds Black Brant ignition
44 seconds Black Brant burnout
60 seconds Rocket despin
63 seconds Payload separation
66 seconds Nose cone eject, Experiment section door opens
85 seconds MUSTANG instrument power applied
96 seconds MUSTANG high volts power applied
293 seconds Switch to high gain
490 seconds Switch to low gain
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• 510 seconds MUSTANG high volts power off, close door
• 516 seconds MUSTANG instrument power off
• 605 seconds Deploy parachute
The MUSTANG performed with no problems during all of the sequence
tests. All sections of the rocket were then bolted together in their final launch
configuration for environmental testing. The environmental tests determine the
mechanical characteristics and integrity of the rocket and payload. These tests
consist of the following.
Moment of inertia determination
Weight determination
Center of gravity determination
Spin balance
Three-axis random vibration tests
Operational spin test
Following environmental testing, the rocket is subjected to another series of
sequence tests to ensure that it still functions properly after all of the mechanical




The success of MUSTANG on the NASA sounding rocket experiment in
March, 1990 has established NPS and the MUSTANG project in the scientific
research community. The rocket flight produced the best measurements to date
of ultraviolet emissions in the earth's ionosphere in the middle ultraviolet
wavelength region. Despite the success of this flight, some problems with the
electronic interface package were manifested in the telemetry data recovered
from the flight. Continued NASA support for the joint NPS and NRL research
is exhibited in the scheduling of a second sounding rocket experiment
(36.088DE) for the MUSTANG and HIRAAS instruments which will launch in
February, 1992.
A. SUMMARY OF MUSTANG DEVELOPMENT
This thesis involved redesign of the MUSTANG electronic interface package
to prevent the data dropouts which occurred during the first sounding rocket
flight. An in-depth analysis of the MUSTANG instrument and the sounding
rocket components was necessary to determine the cause of the data dropouts and
to formulate a new circuit design. The interface circuit redesign included the
following major elements.
• Review of the operational limitations of the MUSTANG instrument and the
PCD linear image sensor to determine necessary interface requirements.
• Review of the interface requirements for the NASA-provided PCM
encoder which was believed to be the cause of the majority of the data
dropouts.
• Study of the original MUSTANG interface electronic interface circuit to
locate possible sources of faults which would lead to data dropouts
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Propose a new circuit design which would interface with existing rocket
and experiment hardware to reliably transfer data to telemetry during
rocket flight without the risk of data aropout.
Construct a prototype of the revised interface circuit, and validate its
proper performance through testing in the laboratory.
Determine the cause of the data dropouts with the original interface circuit
through testing at Wallops Flight Facility with an actual telemetry section
from a sounding rocket. Additionally, verify proper performance of the
revised interface circuit prototype with the same test setup.
Design and fabricate the final flight-qualified components, and install them
on MUSTANG
Participate in the formal payload integration for NASA sounding rocket
flight 36.088DE in October, 1991 at Wallops Flight Facility in Wallops
Island, Virginia to ensure the proper operation of MUSTANG in the flight
environment.
Design and implement all changes in the MUSTANG GSE hardware and
software necessary to support the revised interface circuit. Additionally,
implement changes in the GSE to make it more user friendly for new
students unfamiliar with the operation of MUSTANG.
Participation in the MUSTANG development and integration provided NPS
students with an informative view of the scientific research community as well as
the DoD program environment. The opportunity to work with NPS faculty,
NRL scientists and NASA technicians and engineers in this research project
provided insight not attainable in the classroom environment. The exposure to
such areas as program management, production scheduling, parts procurement,
compatibility design, component integration and electronic noise reduction
provided by MUSTANG research is essential to the development of the
engineering student.
B. PROSPECTS FOR FUTURE ENHANCEMENTS AND FOLLOW
ON THESIS WORK
The MUSTANG electronic interface circuit constructed as a result of this
thesis work performed flawlessly during payload integration for NASA rocket
experiment 36.088DE. The MUSTANG instrument is expected to operate
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without incident on the upcoming launch in February, 1992. Data recovered
from the upcoming launch are expected to be even better than the first launch,
with no data dropouts to complicate analysis. The only component of the
MUSTANG project that is below optimum performance is the launch GSE
interface box. Future enhancements could concentrate on improving the
performance of this piece of GSE hardware. The current design is adequate, but
a concentrated effort would be necessary to bring this piece of GSE equipment
up to desired performance. The MUSTANG instrument is tentatively scheduled
to make one additional NASA sounding rocket flight following the upcoming
scheduled launch. This additional launch would make the upgrade of the launch
GSE a worthwhile topic of research for an interested Space Systems Engineering
student with an Electrical Engineering background.
Additionally, the MUSTANG instrument is to be one of many instruments
launched on the Air Force P91-1 satellite in the Fall of 1995. The MUSTANG
will be delivered for integration on the satellite in the Fall of 1994. The
opportunity for future work by NPS students on the MUSTANG project is
guaranteed and wide in scope. The interested Space Systems Operations student
could follow the program management and integration of an actual NPS
instrument onto a low earth orbit satellite. The interested engineering student
could get involved with the design of the flight microprocessor-controlled
MUSTANG interface with the satellite bus. Substantially different data
acquisition and storage methods, and time-shared data transfer will provide a
great deal of future research work. As long as the MUSTANG continues to be
successful, there will always be a need for research in the analysis of the data it
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provides to validate current photochemical models of the ionosphere, and to
determine ionospheric electron densities.
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APPENDIX A
HAMAMATSU PCD IMAGE SENSOR TECHNICAL DATA
PCD LINEAR IMAGE SENSORS
S2300 SERIESHAMAMATSU
TECHNICAL DATA (SOmti x 5.0 mm Aperture Size)
The S2300 series PCD linear image sensors are monolithic
self-scanning photodiode arrays designed specifically
for applications in multichannel spectroscopy The scan-
ning circuit is constructed by a Plasma-Coupled Device
(PCDi. This scanner is a novel bipolar static shift register
and is operatable with a single low power supply voltage.
PCD image sensors feature low spike noise, large sen-
sitive areas, and high UV light sensitivity that allow high
S/N ratios even in low-light-level detection applications.
The photodiodes of the S23O0 series are arrayed in a row
with 50 pirn center to center spacing and 5 mm height.
The sensitive area is twice as large as the S2301 series,
thus well suited for low-light-level detection requiring high
sensitivity Three different numbers of photodiodes, 256
(S2300-256Q), 512 (S2300-512Q), and 1024 (S23OO-1024Q)
are available Quartz glass is the standard window material.
(Fiber optic window types are also available.)
FEATURES
• Wide photosensitive area; 50 ^m 5.0 mm
• Bipolar-type image sensor
• Wide operating frequency; DC to 2MHz
• Operatable with low voltage, single power
supply
• Logic inputs (start pulse, shift clocks) are
TTL compatible (open collector type)
• Low capacitive switching noise
• High UV sensitivity
• High output linearity and uniformity
• Low dark current and high saturation
charge allow a long integration time for a
wide dynamic range even at room
temperature.
From left: S230O-256Q. S2300-512Q. S23OO-1024Q. S2300-1024F
IMAGE SENSOR STRUCTURE
The PCD linear image sensor is a monolithic integrated circuit con-
structed with photodiode arrays, PCD shift register and switching tran-
sistors for addressing the photodiodes Fig. 1 shows the equivalent cir-
cuit.
The PCD shift register is a static type self-scanner that transfers an
addressing pulse along the chain driven by a synchronized three phase
clock. Each output pulse inegative polarity) from the PCD shift register is
then fed to the base electrode of each p-n-p switch in the video circuit.
Photodiodes act as the emitters in these lateral transistors, and operate
in the charge storage mode Therefore the outputs are proportional to
the product of the illumination intensity and repeated scanning period
As shown in Fig. 1 . the equivalent circuit of S2300 series is very simple,
no dummy photodiode is necessary and the signal is available from only
one row as a sequential output Furthermore the uniformity and purity of
the signal is high, making it possible to measure the light intensity more
accurately with a simple peripheral driving and signal processing circuit.
Fig 2 shows the sensor geometry The photodiodes consist of diffused
p-type regions in n-type silicon substrates The charges generated in
these two regions are collected and stored on the associated P-N junc-
tion s capacitance during the integration period. The p-type diffused
region is specially processed to have high sensitivity in the UV region
and lower dark leakage current.
Figure 1: Equivalent circuit
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Operating Frequency t DC 2 DC 2 DC 2 MHz
Photodiode Capacitance Cp 8 8 8 PF
Video Line Capacitance Cv 25 40 50 pF
Power Consumption"' P 30 30 30 mW
Photodiode Dark Current*' Id 4 10 4 10 4 10 PA
1 At Vcc = 5V
OPTICAL CHARACTERISTICS Figure 3: Typical spectral response
Spectral Response (20°c of peaki 200 to 1000 nm
Wavelength of Peak Response 600 nm
Saturation Exposure Esat*' 50 miux-sec.
Saturation Charge Qsat 37 pC
Sensitivity Uniformity* 2 witnm r 5%
*1: At Vcc = 5V
'2: 50% of saturation, excluding first element
Figure 4: Output charge vs exposure






DIMENSIONAL OUTLINES AND PIN CONNECTIONS (Dimensions in millimeters)
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Two Vo are connected inside the
element.
Vcc Power Supply Voltage
GND Ground (OV)
sT Start Pulse Input (TTL compatible)
• Clock Pulse Input (TTL compatible)
EOS End ot Scan
Negative CMOS compatible
Obtainable at tne clock timing |ust
alter the last element is scanned
NC No Connection
This should be grounded
z5 : - x . .5
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Number of photodiodes 256 512 | 1024
Pitch |^m) 50
Aperture (^m) 50 * 5000
Number of pins 22 28 40
Window material* Quartz
Net weight (g) 4 5 8
'Fiber optic window available.
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PCD LINEAR IMAGE SENSOR S2300 SERIES
DRIVING AND AMPLIFIER CIRCUIT
The clock pulse timing and circuit parameter requirments
for driving the S2300 series PCD image sensor are
shown m Fig. 6 and Fig, 7. To operate the PCD shift
register requires a start pulse to initiate the scan and
three phase clock to drive sequentially The polarity of
the start pulse has to be negative and the clock pulses
must be positive. These pulses are TTL compatible The
start pulse needs at least 500 ns duration time and a
minimum of 200 ns overlap with the clock pulse »i to
start the scan. It is not always necessary to overlap
clock pulses each other, but if a gap of more than 100 ns
is presented, scanning will disable.
An open collector type TTL is used to drive the PCD
shift register. The voltage level of the start and shift
pulse are determined by Vs and Vsh respectively To
provide stable operation of the shift register, it is
necessary to select an optimized injection current con-
trolled by resistances Ri and R2 Typical values of these
driving parameters are shown in Fig. 7 and the electrical
characteristics table
To detect low light levels with good linearity, video
current integration with a charge-amplifier Is recom-
mendable. Fig. 7 shows this type of signal extraction
with this circuit, the charge-amplifier is reset to ground
prior to address each photodiode multiplex switch.
When the switch is closed, signal charge flows into
capacitors in the integration circuit The output wave
form is a box car shape
Figure 6: Timing diagram (3-phase drive) Figure 7: Driving and amplifier circuit
S*>e«iec e»e*n*«;
Vcc. Vsh and Vs are operataDle with the same supply voltage
Typical values at the parameters
CE. 2 nF. Rt 5 6 kQ. R2 470 Q
RELATED DEVICES
• S2301, S2304 Series PCD Linear Image Sensors
Hamamatsu provides other sensor geometries for the PCD linear image sensors. The S2301 series has
photodiodes of 50 u.m * 2.5 mm and the S2304 series has those of 25 u.m 2.5 mm. Types with 128 to 1024
photodiodes are available
• Driver/Amplifier Circuits for PCD Linear Image Sensors
Driver/amplifier circuits for PCD image sensors are available These circuits need only a start pulse, master
clock pulse. + 5V and r 15V power supply to drive the PCD image sensor The video output is a voltage output
processed by a charge-amplifier Pulse generator for these driver/amplifier circuits and data processing unit
for A/D conversion are also available
HAMAMATSU
hamamatsu PHOTONICS k k Sond State Division
1126, Ichino-cho, Hamamatsu City, 435 Japan, Telephone 0534/34 3311 Fax 0534/35- 1037. Teie. 4225- IBS
USA Hamamatsu Corporation 360 Foothill Road P O Box 6910. Bndgewater NJ 08807-0910. Telephone 201 231-0960 Fax 2012311539W Germany Hamamatsu Photonics Deutscniand GmpH Arzoergerstr 10 D-8036 Herrschmg am Ammersee Telephone 08152 375-0 Fax 08152 2658
trance Hamamatsu Photonics France 49/51 Rue de la Vanne. 92120 Monuouge. Telephone (1) 46 554 758. Fax 111 46 55 36 65
JUL/87
T-2000 Printed m Japan
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APPENDIX B
HAMAMATSU DRIVER AMPLIFIER TECHNICAL DATA





OPERATING INSTRUCTIONS FOR EVALUATION BOARD
GENERAL
This is low noise driver/amplifier circuit for Hamamatsu PCD Image Sensors
(S2300-512Q.-512F).
The PCD image sensor is a monolithic self-scanning photodiode array. Its scanning
circuit is constructed by Plasma-Coupled Device(PCD).
This driver/amplifier circuit provides a scanning pulse "Start" and a three phase
clock <(> 1, <f> 2, <j> 3" to drive the PCD image sensor, and includes a charge-amplifier to
output the video signal "Video Data" in the charge integration mode.
FEATURES
#Simple operation; a start pulse, a master clock pulse, +5V and ± 15V required.
% Low noise configuration.
^Structure allows for easy cooling and optical alignment.
SPECIFICATIONS
INPUTS ; Supply voltage: + 5 Vdc at 150mA
+ 15 Vdc at 25mA
-15 Vdc at 25mA
Start: TTL pulse, positive level sensitive. Minimum duration 500 nsec.
Used to initialize the circuit f.nd initiate the shift register in the
PCD image sensor.
CLK: TTL pulse, rising edge sensitive. Maximum frequency 250 KHz.
Used to syncronize the circuit and the shift register in the PCD
image sensor.
OUTPUTS ; Trigger: I.S-TTL compatible, positive pulse.
Available as a start signal for S/H and A/D conversion (optional).
H-FOS: HS-C'MOS compatible, negative pulse.
Available immediatly after scanning at the last pixel is completed.
Can be used as end of A/D aquisition.
Video Monitor: Negative voltage output.
This output is the integrated PCD video current signal.
Video Data: Positive voltage output.
It is the processed signal of the "Video Monitor".
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SETUP PROCEDURE
Setup for the evaluation system is shown in Figure 1.
1) Power supply connection
Power, a9 specified under specifications, must be supplied to the driver/amplifier
citcuit inpiits.
2) Pulse generator connection
The "Start" pulse and the "CLK" pulse, as specified under specifications, must be
supplied to the driver/amplifier circuit inputs. (C2335 " Hamamatsu Pulse Genera-
tor " available and can be connected to the two timing inpiits respectively.)
The integration time is preset by the "Start" pulse interval while the readout time
of each pixel is preset by a "CLK" frequency.
3) Oscilloscope connection
The "Start" pulse input (from C2325 or other clock) is connected both to the C2325
board and to the EXT. TRIG, input of the oscilloscope.
The "Video Data" signal output is the connected to the input of the oscilloscope.
4) S/H and A/D converter connection (optional)
The "Trigger" pulse output can be used as the logic input of S/H and A/D




The driver/amplifier circuit assembly is shown in Figure 2.
REMARK: Use an oscilloscope to monitor the "Video Monitor" or the "Video Data" signal
output without any light being illuminated on the photodiode array.
1) Zero level adjustment 1:






2) Fluctuation (caused by Power supply) cancellation adjustment:
Adjust VR3(1K Q ) until the fluctuation of the "Vedeo Data" signal is minimized.






3) Switching noise cancellation adjustment:





4) Zero level adjustment 2:








If the evaluation system is not operated, regularly check the following items:
1) Are the "Start" pulse and the "CLK" pulse supplied to the driver/amplifier circuit
inputs as prescribed under specifications ?
2) Is the scanning pulse "Start" supplied to the PCD image sensor ?
3) Is the high level of the three phase clock ( <f> 1, <f> 2, 4> 3) according to "Figure 3
Timing Diagram" ?
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rwo Vo are connected inside tne
element
Vcc Power SuDpiy Voltage
GND Ground lOV)
s7 Start Pulse input iTTL compaiiblel
Clock Pulse input (TTL compatible)
EOS End ol Scan
Negative C MOS compatible
Obtainable at the clock timing just
alter tne last element is scanned.
NC No Connection
This snould be grounded
Paraaeters S2300-512Q S2300-5I2F
Nuaber of pho tod i odes 512
Pilch (un) 50
Aperture (ua) 50 x 5000
Nuaber of pins 28
Window aatertal Quartz Fiber optic plate
1 Net weight 5g I3.6(
I igure \-i Pin Configurations and Package Outlines of PCD Image Sensor
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POWER SUPPLY TECHNICAL DATA
I 1R51
RESEARCH SUPPORT INSTRUMENTS. INC
10610 BEAVER DAM ROAD COCKEYSVILLE MARYLAND 21031
PHONE 301-785-6250 FAX 301-785-I22H
Item No. 0001AK
LOW VOLTAGE POWER SUPPLY
RSI MODEL 428-211
The RSI Model 428-211 is a low voltage power supply which
operates from a nominal *28VDC input. The output of the unit is
5V and provides up to 1000mA. A current limited output monitor
is provided in parallel with the output voltage.
The input is series diode protected against inadvertent
reversal of the input power lines. Heat sinking of the case is
recommended for full power operation.
SPECIFICATIONS;
Input Voltage -24VDC to -34VDC
Input Current 70mA (no load)
500mA (1000mA load)
Output Voltage *5V (*-5X)
Output Ripple < 50mV
Output Spikes < 75mV
Efficiency >30X at full load
Converter Frequency Nominal lOKHz
Operating Temperature -20 C to *70 C
Storage Temperature -40 C to *8S C
Line Regulation 02X/V (no load)
MECHANICAL:
Dimensions 1.0 in.X 3.0 in.X 3.5 in.
Weight 300 grams
Mounting Four (4) size six clearance
holes
Connector Cannon DAM 15P
OPTIONS:
Voltages other than *5V upon request.
Potting or conformal coating upon request
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c^f-t S «_i o o«=«*— -fc I r-iS"t r~ «_irneiri-fc
T &• s -fc Repot~-t
V «= 1 -fc <=* g^ P» <;• vv» &• t~ Supply
Model Number H^fl-^1 1 1
Serul NurnDer 1225Q3
Voltage Iriout 26. V
Input Input Output Output Monitor Output
Volt«Q» Currtnt Voltag* Currtnt Output Ripple
< V ) ( mfl ) < V ) < mfl ) < V ) < mV )
28 38 5. 24 5. 24 20
28 74 5. 23 lOO 5.23 20
28 108 5. 21 20C> 5.21 25
23 147 5. 20 300 5. 20 20
28 187 5. 18 400 5. 18 25
28 224 5. 17 500 5. 17 25
23 253 5. 16 600 5. 16 30
^a 297 5. 14 700 5. 14 cS
28 337 5. 12 800 5. 12 -. c-
2a 380 5. 11 900 5. i
:
30
28 420 5. 09 1 OOO 5. 09 30
NC>t«S 2
1 ^v.it snouic :s well neat sunk.
2 Jriiz loses reauiatioo &~ 24. 2 v mDut.
,r*tur. CP^L'ht.
12-7-89




RESEARCH SUPPORT INSTRUMENTS, INC.
10610 BEAVER DAM ROAD. COCKEYSVILLE. MARYLAND 21030
PHONE 301-785-6250 FAX 301-785-1228
Item No. 0001 AL
DUAL TRACKING LOW VOLTAGE POWER SUPPLY
RSI MODEL 441-193
The RSI Model 441-193 i3 a dual tracking low voltage power
supply which operates from a nominal *28VDC input. The outputs
of the unit are complementary (15V and -15V) voltages, each
capable of providing 400mA, which track each other u ier various
loads. A current limited output monitor is providec _n parallel
with the output voltage.
The input is series diode protected against inadvertent
reversal of the input power lines. Voltages other than 15V can
be supplied upon request. Heat sinking of the case is
recommended for full power operation.
SPECIFICATIONS:
t
Input Voltage *24VDC to *34VDC
Input Current 70mA (no load)
840mA (400mA load)
Output Voltage -15VDC 9 400mA
-15VDC 9 400mA
Output Ripple Less than 25mV
Output Spikes Less than ISOmV
Efficiency 60X at full load
Converter Frequency Nominal 10.5KHz
Operating Temperature -20 C to *70 C
Storage Temperature -40 C to *85 C
Line Regulation 0.02X/V (no load)
Load Regulation 0.01X/V (400mA load)
MECHANICAL:
Dimensions 1.0 in.X 3.0 in.X 3.5 in.
Weight 212 grams
Mounting Four (4) size six clearance holes
Connector Cannon DAM-15P
OPTIONS:
Voltages other than 15V upon request.
Potting or conformal coating upon request.
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47. 7 15. O 15.0 15.0 15.0 10 lO
£90 15.0 13. 1 300 15. O 14.3 10 10
290 13. O 15.0 300 14.9 15.0 10 10
536 13. 1 13.
1
300 300 15. 14. 9 lO 10
716 14.9 14.9 400 400 14.9 14. 9 lO 10
Notes
I
1 Uriit should be well heatsunk.
2 Unit loses regulation at 25. V input.
S l gnat ure— "rz>
Date 11/02/83
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HV POWER SUPPLY GENII
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IT ok p voltage control
o Grounded Anod»? Gen II outputs
o Adjustable cathode, mcp-iri, mcp-out, and ABC Jevel
o Fv.t MCT voltaqi? control
o f vt resistor reject - ABC max limit foi desired tube dia
cathode voltage
mop-in vol tage
mi p-out vo 1 tage
anode output
temper at ur e
mec hanica 1
1 Q| ii (79
min adjustable range 100 to 240 vdc
cathode series resistance 1 Gohm
voltage controllable
may load c ur r en
t
to 2kv max vdc
20 '-!/•
adjustable 3000 to 6500 vdc
t>r iqh t riess current limit .05 to 5 uA
ground return potential vdc
operational - 55 to « 70 C
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Test Data at Delivery S/N : _I2L/-0— Date : JzLLJZJL By : Jzjja
Parameter
1. Cathode voltage <* no load
Cathode voltage 8 1M







3. Mcp-out voltage 8 no load
8 1 uA load
4. Rabc set value
ABC adj pot set for I-limit
5. Input current 8 +5vdc 8 ss
6. Burn-in


























PS 200057 grounded anode standard GEN II
1.0 General
The model 200057 power supply is a small DC to DC converter which
converts +5 vdc to multiple HV dc outputs for use by a Gen II image
intensifier tube. The outputs are line regulated, and each is
independently adjustable. The power supply circuitry is fully
potted in an RTV encapsulant due to the high internal voltages
generated, and due to the small size of the power supply.
Manufacturer : GBS Micro Power Supply
6155 Calle Del Conejo
San Jose, California 95120
408-997-6720
2.0 Power Supply Inputs
The following inputs are available and marked on the power supply.
1. Input voltage terminal
2. Input voltage return terminal (gnd)
3. Voltage control terminal
4. Cathode output adj pot
5. MCP-IN output adj pot
6. MCP-OUT output adj pot
7. ABC limit fine adjust pot




There are 4 output leads for connection to the image intensifier.
1. Cathode output typically -175 vdc with respect to
the MCP-IN output lead
2. MCP-IN output typically -1500 vdc with respect to
the MCP-OUT output lead
3. MCP-OUT output typically -6000 vdc with respect to
the screen output lead
4. Screen output Gnd, and tied to the K5 return
internally in the power supply.
4.0 Voltage Control i
The MCP voltage applied t o the intensifier, is provided by the
MCP-IN and MCP-OUT output s, which is termed the MCP voltage.
This voltage can be remot eJy varied from approximately -400 vdc.
( the oscillator drop out level ), to -2000 vdc , by varying the
voltage applied to the vo Itage control terminal from to +10 vdc.
The +10 vdc results in -2000 vdc MCP voltage. An open at the
voltage control terminal results in a vdc MCP voltage.
90 L23
aIBS
NAME pg 200057 operation & Instructions owe 200122NUM
VJ " A
9Y DM DATE 4-l9-:30 SCALE N/A «EV A SHT OF
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The -2000 vdc MCP voltage when the control voltage is at +10 vdc
,
can be lowered to near -400 vdc by adjusting the MCP-1N adjust
pot counter clockwise. CW increases MCP voltage toward -2000.
CCW reduces MCP voltage toward vdc.
5.0 Cathode Output
The cathode output is adjustable via a trim pot. CW increases
the output to -250 vdc. CCW reduces the output to -100 vdc.
A cathode current limiting resistor ( 1 Gigohm ) is internal in
the power supply, and will drop the cathode voltage as excess
tube cathode current is developed in high illumination conditions.
When the cathode current, under these high current conditions,
falls to approximately -3 vdc with respect to the MCP voltage,
a diode in the power supply, shunts the 1 Gigohm limit resistor,
with a 22 Megohm resistor, thereby extending the cathode current
availabe, before eventual tube cutoff.
The cathode output is typically -175 vdc with respect to the
MCP-IN output, but it is stacked on the other power supply outputs,
so that with respect to ground, the potential on the cathode lead
is approximately -8000 vdc. This high voltage is usually a source
of trouble when operating the power supply, as leakage to gnd may
often readily develop. This leakage will be treated by the power
supply as ABC current, which is an instruction to the power supply
to lower, or shut off the MCP-IN voltage. Caution is recommended
in the testing of the power supply, and in the tube connections.
6.0 MCP-out Voltage
The MCP-out is the votage provided for the intensified screen,
and is -6000 vdc typically. This output is connected to the MCP-OUT
intensifier lead. CW adjustment of the trim pot increases this
voltage to -6500 vdc. CCW decreases the voltage to -3000 vdc .
This high voltage is developed in the power supply by a stack of
voltage doubler circuits. This multiplier circuit, is resistor
returned to gnd, so that any tube screen current flowing at any
time, must pass through the resistor. A voltage is developed across
the resistor, and is proportional to the tube screen current.
The voltage developed, is compared to an ABC Limit setting, and
will shut down the MCP voltage to the tube, if the threshold level
is reached.
7.0 ABC
The R-select resistor ( externally available as Rsel ), is used to
sense the tube screen current as described in paragraph 6.0.
The power supply comparator for ABC, has a threshold level of 1 vdc
and will shut down the MCP voltage when the Rsel voltage reaches
this 1 vdc threshold. The choice of resistance for Rsel, then can
determine at what tube current, shutdown is desired. Typically,
Rsel is chosen as 1 Megohm, so that it allows ample current for
normal tube use, but limits screen current to a maximum of 1 uA.
9f)ll<?





The ABC trim pot allows fine resolution of the threshold voltage
used by the shutdown comparator. CW increases the threshold to
1.0 vdc . CCW decreases the threshold voltage to vdc . In this
manner, the ABC pot can be used to fine tune the limit current
circuitry for use as an automatic brightness control feature,
( ABC )
.
The power supply has a 22 Megohm internal resistor in parrallel
with the external Rsel.
At delivery, Rsel is set to 1 Megohm, and the ABC pot is adjusted
for so that 1 uA of screen current reduces the MCP voltage SOX.
8.0 Mechanical, Leads
The power supply chassis is glass epoxy with TRV potting internal.
There are 4 Mounting inserts on the base of the power supply,
4-40 inserts.
The output leads are silicone coated teflon insulated stranded
wires, reated for 15kv.
9.0 Processing, Burn-in
Standard processing prior - to delivery includes 24 hrs of operation
unpotted, at 23C, at nominal output voltage levels, followed by
43 hrs of operation at 23C, at typical output voltaoe levels,
followed by a final electrical performance test at 23C.
Other" tests and burn-in environments may be conducted as specified
by the customer purchase order.
10. Test Circuitry
Elector static voltmeters or" equivalent high input impedance
( > 300 Gigohm ) divider probes are recommended when checking
output voltage levels.
A dc voltage applied to Rsel can be used to simulate tube screen
current for MCP shutdown verification. This voltage should not
exceed 5 vdc, the input supply voltage.
jnii9
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Conversion Time of 1.56u« (HAS 1202A)
12-Bit Resolution










The HAS-1202 and improved HAS-1202A A/D converters are
thick-film hybnd 12-bit conveners housed in 32-pin ceramic or
metal DIP packages. They can be used with high-performance
track-and-hold (T/H) amplifiers to solve high-speed, high-reso-
lution digitizing problems economically and feature conversion
times of 2. 86m* (HAS-1202) and 1.56m* (HAS-1202A).
These conveners and the Analog Devices Model HTC-0300A
T'H offer designers an opportunity to go from analog to digital
with savings in power, board space, design time, and component
costs.
They are ideally suited for applications which require excellent
performance with a minimum of adiustments. Included in these
potential uses are radar systems, PCM, data acquisition systems,
and digital signal processing (DSP) systems of various kinds.
The HAS-1202 and HAS-1202A are rated over an operating
temperature range of to + 70°C and are packaged in 32-pin
DIP ceramic housings. The HAS-1202M and HAS-1202AM are
rated over a range of - 55°C to + 85°C and are packaged in
metal cases For metal case units with an operating range of
- 55°C to + 100°C and military screening, order pan numbers
HAS-1202MB or HAS-1202AMB. Their performance character-
istics are identical except for differences in conversion rates; the
HAS-1202 is specified for a maximum rate of 349kHz, while the
HAS-1202A is capable of operating up to 641kHz.
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SPECIFICATIONS (typrca! 5 + 2S°C uritti nominal povnr supptes unless otherwise noted)
MAXIMUM RATINGS
Positive Supply (Pin 4)
Negauve Supply Pin 28)
Logic Supply (Pins 2, 27,31)
Analog Input Pin 26
Logic Input





RESOLUTION >FS = Full Scale
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'Specifications same is HAS-1202A
MeasurccMroiTi leading edge of Encode Command io trailing edge o(
Data Ready with SOns encode pulse Conversion time increases equally with
increasing width o( Encode Command
'Eitemallv adiustabie io zero
^Transition trom digital "0 to digital "1" initiates encoding
"Case temperature Metal case HAS-I202M HAS 1202AM have operating
ranges of - 25*C to - «?*C. HAS-1202MB HAS1202AMB have !
ranges of - 5?"C io - IOO°C and military screening
'Maaimum tuncuon temperanire ' S0"1
'See Section 14 for package audine information
Specifications subiect to change without notice
HAS-1202/HAS-1202A PIN DESIGNATIONS
(As viewed from bottom
349
2.86
PIN FUNCTION PIN FUNCTION
32 ENCODE COMMAND 1 DIGITAL GROUND
31 SV 2 + SV
30 OK5ITAL GROUND 3 DATA READY
29 BIPOLAR OFFSET 4 + 15V
a -1IV S BIT 1 (MSB)
27 SV • BTT2
M ANALOG tNFV 7 BIT3
2B COMPARATOBINfMJT 1 eiT4
24 ANALOG GROUND BITS
23 ANALOG GROUND 10 HTI
22 D/A INPUT 11 BTT7
21 aA OUTPUT 12 BTTI
20 ANALOG GROUND 13 BIT*
10 ANALOG OROUNO 14 BIT10
It ANALOG GROUNO It BIT 11
17 ANALOG GROUND It BIT 12
NOTE
Analog Ground IFwts 1 7-20: 23; 24) and
Oagrtal Ground IPIna 1 and 301 Are EJactncaJty
mcl«*><Kscl«w« o* Eacrt Orrvax Connect Toffatrtat
EjrtamaHv and to lot* tmexxjaoca Ground Plana
aa Ooaa to Davicai a* "oaaabla
dc to 349
TEMPERATURE RANGE4
Operating °C to + 70
NOTE For operating range of -25°Cto + 85"C, specify HAS-1202MorHAS-1202AM,
for operating range of - 55°Cto + l0O*C and military screening, specify
HAS- 1202MB or HAS- 1202AMB
THERMAL RESISTANCE'
Junction to Air,8jA
(Free Air, °CW 38 •
juncuon toCasc, 6jc °CW 18 *
PACKAGE OPTION 6
M-32 HAS- 1202A HAS- 1202













1 56 M s MAX (HAS 1202A)
2 86(1$, MAX (HAS 1202)





' 233ns. MAX (HAS 1202)
,
1 46(is. MAX IHAS-1202A)
2 76 M }. MAX (HAS 1202)
Figure 1. HAS- 1202 1202A Timing Diagram
HAS-1202 TIMING
Refer to Figure 1, HAS-1202/1202A Timing Diagram.
The TTL-compatible Encode Command pulse (applied to Pin
32) has a minimum width of 50 nanoseconds. As the width of
the Encode Command is increased from this minimum, the
width of the Data Ready pulse (and the conversion time) is
increased by an equal amount. For the HAS-1202, maximum
encode frequency is 349kHz; for the HAS-1202A, maximum
encode rate is 641kHz.
When the leading edge of the encode signal arrives, data outputs
resulting from the preceding encode command will be at their
previous values, the Data Ready pulse, being RZ, will be at a
digital "0" logic level.
The Data Ready pulse will typically transition from digital "0"
to digital "1" 60 nanoseconds after the leading (positive-going)
edge of the Encode Command. It will remain at logic "1" until
all data outputs have established levels indicative of the mput
analog value which is present during the conversion period.
As expected
,
and as shown in Figure 1, the length of the
Data Ready pulse and the corresponding availability of digital
output data are different for the two models of HAS-1202 con-
verters because of their differences in speed capabilities.
CALIBRATION PROCEDURE
Input connections for the HAS-1202 and HAS-1202A A/D Con-
verters are shown in Figure 2.
The values for resistors R A , Rl, and R2 in the Gam Adjust
portion of Figure 2 are a function of the desired analog input
range.
For full-scale inputs 2 10.496 volts:
R1=(FS p-px 97.66; -1050
R2 = Not used
RA = ioon
For full-scale inputs < 10.496 volts:
Rl=0O




(FS p-px 97. 66)
The dotted lines between Pins 2 1 and 29 and ground in Figure
2 are used to show differences in connections for unipolar and
bipolar modes. For unipolar, ground Pin 29; for bipolar, connect
Pins 21 , 22, and 29 together without grounding.
When calibrating for either unipolar or bipolar operation, an
encode command at a frequency of 200kHz should be applied to
Pin 32. Zero Adjust must always be adjusted before Gain Adjust,
no matter which mode of operation is being calibrated.
Connect a precision voltage reference source between the analog
input and ground.
If the converter is to be operated in a unipolar mode, adjust the
output of the voltage reference to the desired full-scale positive
input voltage, as described in Table I. After adjusting the Zero
Adiust control per the directions in Table I, reset the reference





MA m m ftO D/A OUTPUT
S) D/A INPUT
») BIPOLAR OFFSET
•NOT USED FOR INPUTS ^10«9«V




(For Analog Input Range 0\ to + FnU-Scak)
Apply Aod For
Refcrci>c« Adjust "Dither" Berweca
+ FSx (1.22X10 4 ) Zero 000 000 000 ^
000 000 001
+ FSx (0.99963) Gain i in in no Md
1 111 111 111
Tablet.
If the converter is to be operated in t bipolar mode, refer to
Table II.
BIPOLAR INPUT CALIBRATION







- FS x (0.99976)
+ FS x (0.99927)
Zero
Gain
000 000 000 ^
000 000 001
1 in in no
utd
1 111 HI 111
Table II.
Note that Zero Adjust is set using the negative input voltage for
bipolar operation, while Gain Adjust is calibrated with the positive
bipolar input.
USING HAS- 1202 WITH TRACK. HOLD
Figure 3 and Figure 4 illustrate possible combinations of the
HAS- 1202 or HAS-1202A AT) Convener with the HTC-0300A
Track-and-Hold amplifier.
As shown, the upper word rate of the combination will be a
function of which converter is used. When comparing the
maximum word rates shown in the Specifications Table and the
ones shown in the illustrations, there seems to be a disparity in
encode rate capabilities.
The word rates shown in Figures 3 and 4, however, are correct
and are based on "real-life" circuits using a T H The TH
needs sufficient time to acquire and/or settle to 12-bit accuracy.
This interval is longer than the conversion time of the HAS- 1202,
and the result is a lower word rate for the combination than that
which is possible with only the converter.
Note in Figure 3 that the encode pulse is applied, via an OR
gate, to the ENCODE COMMAND input of the HTC-0300A.
In Figure 4, it is applied directly to the ENCODE COMMAND
input.
Circuit layout is extremely critical id using s high-speed converter
and TK to accomplish digitizing of analog signals; this is especially
true with 12-bit systems of the type shown here.
In this context, "circuit layout" encompasses all of the important
items which need to be considered. This includes, but is not
limited to, precautions such as establishing low-impedance
grounds, careful routing of analog and digital signal paths to
avoid interference, and keeping all signal paths as short as poss-
ible. Bypassing of all power supplies is mandatory for best
performance.
'U *« TANTAiUM CArACTTOftS O* « 10«F
ALL *OWf A H*fl«J l*OULD UIO U ITPUUD
WTTX 1»F CtRAMC CA^AdTOMS CONMCTtO
WWtCU* TOM





Figure 3. 12-BitA D Conversion System
-i- AM TACTALUM CA**CTTOKI Of 1 <•*.'
ALi *OWf> BtJffUK* fxCKAX AUG M »Y***mX>
MffTM • i,» CCLUnBC CAPACITORS COMWKTID
**V CAM M DfCRKAMED KM IWMOVIDt BUT MAT
OaKMADC "WOWMUJICI AMOUNT Of MOHAOATlOf*
hVAVRt MPCNCMMT Of* OMCUTT LAVOUT





Figure 4 12-Bit A D Conversion System
For optimum performance in noisy environments, 2k pulldown
resistors should be connected to Bits 1 through 4.
ORDERING INFORMATION
With the exception of conversion rates, the specifications are the
same for the HAS- 1202 and HAS-1202A AD Converters, both
units are housed in 32-pin DIP ceramic packages. For metal
case versions with extended temperature ranges of - 2S*C to
+ 85°C, order model number HAS-1202M or HAS- 1202AM.
For metal case versions with extended temperature ranges of
- 5S°C to + 100*C and military screening, order model number













Complete 12-Bit D/A Function
Doubie-Buffered Latch
On Chip Output Amplifier
High Stability Buried Zener Reference
Single Chip Construction
Monotonicity Guaranteed Over Temperature
Linearity Guaranteed Over Temperatura: 1/2LSB max
Settling Time: 3u.s max to 0.01%
Guaranteed for Operation wtth ± 12V or ± 15V
Suppliee
Low Power: 300mW Including Reference
TTL/5V CMOS Compatible Logic Inputs
Low Logic Input Currents
AD667 FUNCTIONAL BLOCK DIAGRAM
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PRODLCT DESCRIPTION
The AD667 is a complete voltage output 12-bit digital-to-analog
convener including a high stability buried Zener voltage reference
and double-buffered input latch on a single chip The convener
uses 12 precision high speed bipolar current steering switches
and a laser trimmed thin film resistor network to provide fast
settling time and high accuracy.
Microprocessor compatibility is achieved by the on-chip double-
buffered latch The design of the input latch allows direct interface
to 4-, 8-, 12-, or 16-bit buses The 12 bits of data from the first
rank of latches can then be transferred to the second rank,
avoiding generation of spurious analog output values. The latch
responds to strobe pulses as shon as 100ns, allowing use with
the fastest available microprocessors
The functional completeness and high performance in the AD667
results from a combination of advanced switch design, high
speed bipolar manufacturing process, and the proven laser wafer-
trimming LVCT technology The AD667 is trimmed at the
wafer level and is specified to r 1 4LSB maximum linearity
error K. B grades, at 25C and z 1 2LSB over the full operating
temperature range.
The subsurface buried Zener diode on the chip provides a
low-noise voltage reference which has long-term stability and
tempe-ature drift characteristics comparable to the best discrete
reference diodes The laser mmming process which provides the
excellent linearity, is also used to trim the absolute value of the
reference as well as its temperature coefficient The AD667 is
thus well suited for wide temperature range performance with
z 1 2LSB maximum linearity error and guaranteed monotonicity
over the full temperature range Typical full scale gain T C. is
Sppm "C.
•Covered bv Patent Numbers 3.803.590, 3,890,611, 3,932,863; 3,978,473,
4,020,4*6, and other* pending
The AD667 is available in five performance grades The AD667J
and K are specified for use over the to + 70°C temperature
range and axe available in a 28-pin molded plastic DIP N, or
PLCC P package. The AD667S grade is specified for the
-55°C to + 125°C range and is available in the ceramic DIP
D) or LCC 'E, package The AD667A and B are specified for
use over the - 25'C to - 85'C temperature range and are available
in either a 28-pin hermetically sealed ceramic DIP D; or LCC
E, package
PRODUCT HIGHLIGHTS
1. The AD667 is a complete voltage output DAC with voltage
reference and digital latches on a single IC chip.
2 The double-buffered latch structure permits direct interface
to 4-, 8-, 12-, or 16-bit data buses. All logic inputs are TTL
or 5 volt CMOS compatible
3 The internal buried Zener reference is laser-inmmed to 10.00
volts with a £ 1% maximum error The reference voltage is
also available for external application.
4 The gain setting and bipolar offset resistors are matched to
the internal ladder network to guarantee a low gain temperature
coefficient and are laser-trimmed for minimum full scale and
bipolar offset errors.
5 The precision high speed current steering switch and on-board
high speed output amplifier settle within 1 2LSB for a 10V
full scale transition in 2.0m.s when properly compensated
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SPECIFICATIONS a,= +25t, ±12V. ±15V irtss o0wmu notarf)
Model AD667J AD667K
Mia Tyj> Mai Mia Typ Mai Uaita
DIGITAL INPUTS
Resolution 12 12 Bin
Lope Level» (TTL Compauble , T^-T..,]
'
Vm (Lopc"l") 2.0 + 5 5 4-2.0 + 5 5 V
VIL (Logx"0") + 0.8 + 8 V
Im(Vm = 5.5V) 3 10 3 10 1+A
Iil(Vil = 8V) 1 5 1 5 1+A
TRANSFER CHARACTERISTICS
ACCURACY
Linearity Error (a * 25°C = 1/4 ±1/2 = 1'8 ±1/4 LSB
TA = Tm toT„, = 1/2 ±1/4 = 1/4 ±1/2 LSB
Differential Linearity Error (a + 25°C = 1/2 ±1/4 = 1/4 ±1/2 LSB
Ta = Taiui 10 Tmu Moootonicrty Guaranteed Moaotonicrry Guaraateed LSB
Gun Error^ =0.1 ±0.2 = 0.1 ±0.2 % of FSR'
Unipolar Offset Error2 tl ±2 = 1 ±2 LSB
Bipolar Zero" = 0.05 ±0.1 = 05 ±0.1 % ofFSR
DRJFT
Differential Lineanty = 2 = 2 ppmofFSR"C
Gain (Full Scale TA = 25°C toT^ or T„„ = 5 ±30 = 5 ±15 ppm of FSR*C
Unipolar Offset T A " 25°CtoT„„orT„„ = 1 ±3 ±3 ppmofFSR"C
Bipolar Zero T A = 25°C to TM or T„„ -5 ±10 ±10 ppm of FSRTC
CONVERSION SPEED
Settling Tune to = 01%of FSR for
FSR Change (2kn||5O0pF load)
with lOkfl Feedbac k 3 4 3 4 pa
with 5kl l Feedback 2 3 2 3 MJ
For LSB Change 1 1 MJ
Slew Rate 10 10 Vp4
ANALOG OUTPUT
Ranges' = 2.5, =5,
5, + 10
= 10, = 2.5, =5,:
+ 5, + 10
:10, V
Output Current = 5 = 5 mA
Output Impedance *dc 005 005 n
Short Circuit Current 40 40 mA
REFERENCE OUTPUT 990 1000 10.10 9.90 10 00 10 10 V
External CurTeni 1 1 1 1.0 mA
POTTER SUPPLY SENSITIVITY
Vcc = > lMto 16.5V dc 5 10 5 10 ppm of FS.^d
V EE = - 11 4io - 16 5Vdc 5 10 5 10 ppmofFS/%
POWER SUPPLY REQUIREMENTS
Rated Voltages = 12. = 15 = 12, = 15 V
Range 4 ±11.4 ±16.5 ±11.4 ±16.5 V
Supply Current
+ 11.4io * 16 5Vdc 8 12 8 12 mA
- 11 4 to - 16 5Vdc 20 25 20 25 mA
TEMPERATURE RANGE
Specification + 70 + 70 °C
Storage -65 + 125 -65 + 125 °C
NOTES
'The digital input specifications air 100% tested at + 25*C, and guaranteed but not tested over the full temperature range
" Adiuiuble to zero
'FSR mean* , 'FuU Scale Range" and is 20V for * 10V range and 10V for the 2 5V range
*A tninimmn power supply of * 12 5V u required for a - 10V full scale ourput and ± 11.4V is required for all other voltage ranges
Specifications subject to change without notice
Specifications shown in boldface arc tested on all production units at final
electrical test Results from those tests are used to calculate outgoing qualify
levels All nun and max specifications are guaranteed, although onlv those
shown in bold/ace air tested oo all production units
TIMING SPECIFICATIONS





Data Valid to End ofCS
Address Valid to End ofCS
CS Pulse Width
Data Hold Time






Vqc to Power Ground 0V to + 18V
Vee to Power Ground 0V to - 18V
Digital Inputs (Pins 11-15, 17-28)
to Power Ground - 1 .0V to + 7.0V
Ref In to Reference Ground * 12V
Typ Max Bipolar Offset to Reference Ground ± 12V
10V Span R to Reference Ground ± 12V
20V Span R to Reference Ground 24V
Ref Out, Vout (Pins 6, 9) . . Indefinite short to power ground









Motf AD447A AD447I AD407S
Mai Tn> Mai Mia Typ Mai Mai Ttp Max Uaiu
DIGITAL INPUTS
Reaoluuon 12 12 12 Bui
Look Lcttit (TTL Compatible . T— - Tm^) '
Vm (Lof>c "l") 4- 2.1 4-S.5 4-2.0 4-).) 2.0 5.) V
V„.(Lotic"<n • 4-0.1 • 4>M 4-0.7 V
ImfVm-5 5V) 3 1* 3 10 3 10 nA
I 1L fV, L -0IVi 1 5 I 5 1 ) ItA
TRANSFER CHARACTERISTICS
ACCURACY
Linearity Erroe a 25"C ±1/4 I 1/2 a i « ±1/4 ±1/1 ±172 LSI
T»-T«.toT«„ = 1/2 ±1/4 ±1/4 I 1/2 ±1/2 ±V4 LSI
Differential Linearity Error fo * 25*C ±1/2 iM ±1/4 ±172 ±1/4 r 1/4 LSI
Tj-T^ioT^, MuwcMutcJri Gaaraamd Moaotoucir? Cmaraatcad M—QaajeHy Gmaraatud LSI
Gain Error* ±0 1 tl.2 ±0 1 ±•2 ±0 1 ±0.2 %ofFSR'
Unipolar Offiet Error
1 ±1 ±2 ± 1 ±2 - 1 ±2 LSI
Bipolar Zero' ±00) ±•1 ±0.0) ±0.1 ±00) ±0 1 X of FSR
DRJFT
Differential Linearity ±2 ±2 ±2 ppmofFSRTC
G»id (Full Scale ) T» - 25*C 10T_ ot T„„ ±5 -30 ±5 ±15 ±15 ±30 ppmof FSR/"C
Unipolar Offiei T* 25*C 10 T«» or T««, ± 1 ±3 ±3 ±3 pom of FSR/*C
Bipolar Zero TA 25"C toT„ or T,^, -5 ±10 ±10 ±10 ppmof FSR/*C
CONVERSION SPEED
SelUinj Tune to - 01% ol i SR lot
FSR chanfe 2kU|500pE load
with lOkfi Feedback 3 4 3 4 3 4 UJ
with 5kfl Feedback 2 3 2 3 2 3 H»
ForLSBChanae 1 1 1 MJ
SlewRitc 10 10 10 V/|U
ANALOG OUTPUT
Ranan* ±2 5, =5,
f 5, + 10
• 10, s2.5, sS,
5, 10
± 10, t2 5, ±5,
5. * 10
I 10, V
Output Current ±5 ±5 ±5 mA
Output Impedance (a\c) 05 00) 00)
Shon Circuit Current 40 40 40 mA
REFERENCE O' TPUT O.OJ 10 00 10.10 *0 10 00 10 10 •0 10 00 10 10 V
External Cunert 1 1 1 1 1 1 mA
POWER SUPPLY SENSITIVITY
Voc = * 11 4to 16 5Vdc 5 10 5 10 5 10 ppmofFS/N
V EE • - II 4 to - 16 5Vdc 5 10 5 10 5 10 ppm of FVN
POWER SUPPLY REQUIREMENTS
Rated Voluaes • 12, ± 15 : 12. - 15 : 12, : 15 V
Rartft
4
±11.4 ±14 5 ±114 ±14 5 ±114 ±16 5 V
Supply Current
II 4to • 16 5Vdc 8 12 8 12 8 12 mA
-11 4 to - 16 5Vdc 20 25 20 25 20 25 mA
TEMPERATURE RANGE
Specific! lion 25 •85 -25 •85 55 • 125 •c




Load First Rank from Data Bus; A3 = \)
WHITE CYCLE *2








DIGITAL TOANALOG CONVERTERS 2-125
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28-PIN DIP CONNECTIONS PLCC, LCC PIN CONNECTIONS
w
20V SPAN [ 1
PIN 1
77] DB11 (MSB!
10V SPAN 1 2 27] DB10
SUM JCT [ 3 IDENTIFIER 26 | DB9
BIP OFF | 4 26 ] DBS
AGND |B 77| DB7
Vrif out 1 8 23 | DB6
V„, IN [7" AD667 77] DBS
+ V CC (7T
TOP VIEW
(Not to Scald Ti"| DB4
Vou. LL 77] DB3
-V„ [77 77] DB2
cs [77 77) DB1
A3 [77 77] DBO (LSBI
A3 (77 77| POWER GROUND
A1 [ 14 77) A0



















2 a < < U s §
•NOTE DIP PACKAGE PIN NUMBERS




Temperature Error Max GainT.C.
Model Package OpOoni* R.njc \ (cc 25*C Max ppm C
AD667JN Plastic DIP i.N-281 to + 70 * 1/2LSB 30
AD667JP PLCC(P-28A1 to + 70 1 1/2LSB 30
AD667KN Plastic DH\N-28> to + 70 £ 1/4LSB 15
AD667KP PLCCtP-28A) to + 70 ± 1/4LSB 15
AD667AD Ceramic DIP t.D-28) -25to+85 £ 1/2LSB 30
AD667AE LCC(E-28A^ -25 to +85 * 1 2LSB 30
AD667BD Ceramic DIP ^D-28) -25 10 +85 * 1/4LSB 15
AD667BE LCC(E-28A) -25 to +85 £ I/4LSB 15
AD667SD Ceramic DIP(D-281 -55to + 125 £ 1/2LSB 30
AD667SE LCCtE-28A) -55 to + 125 £ 1/2LSB 30
'Sec Section 14 for packjar outline infomuooo
2-126 DIGITAL-TOANALOG CONVERTERS
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Analog Circuit Details - AD667
THE ADM7 OFFERS TRUE 12-BIT PERFORMANCE
OVER THE FULL TEMPERATURE RANGE
LINEARITY ERROR: Analog Devices defines linearity error
a (be msiimum deviation of the actual, adjusted DAC output
from the ideal analog output (a straight line drawn from to
F.S. - 1LSB) for any bit combination. The AD667 is laser
tnmmed to 1 4LSB (0.006% of F.S.) m.«imiim error at + 25"C
for the K and B versions and 1/2LSB for the J, A and S
versions.
MONOTONICITY: A DAC is said to be monotonic if the
output either increases or remains constant for increasing digital
inputs such that the output will always be a nondecreasing
function of input. All versions of the AD667 are monotonic over
their full operating temperature range.
DIFFERENTIAL NONLINEARTTY: Monotonic behavior
requires that the differential linearity error be less than 1 LSB
both at + 2S°C and over the temperature range of interest.
Differential nonlinearity is the measure of the variation in analog
value, normalized to full scale, associated with a 1LSB change
in digital input code. For example, for a 10 volt full scale output,
a change of 1LSB in digital input code should result in a 2.44mV
change in the analog output (1LSB = 10V - 1/4096 = 2 44mV) If
in actual use, however, a 1LSB change in the input code results
in a change of only 0.61mV (1/4LSB) in analog output, the
differential linearity error would be - 1.83mV, or - 3/4LSB.
The AD667K and B grades have a max differential linearity
error of 1/2LSB, which specifies that every step will be at least
1 2LSB and at most 1 1/2 LSB.
ANALOG CTRCUrr CONNECTIONS
Internal scaling resistors provided in the AD667 may be connected
to produce bipolar output voltage ranges of ± 10, t 5 or ± 2.SV
or unipolar output voltage ranges of to + 5V or to + 10V.
Gain and offset drift are minimized in the AD667 because of the
thermal tracking of the scaling resistors with other device com-
ponents. Connections for various output voltage ranges arc







Figure 1. Output Amplifier Voltage Range Scaling Circuit
UNIPOLAR CONFIGURATION (Figwc 2)
This configuration will provide a unipolar to + 10 volt output
range. In this mode, the bipolar offset terminal, pin 4, should
be grounded if not used for trimming.
Figure 2. to + 10V Unipolar Voltage Output
STEP I . . . ZERO ADJUST
Turn all bio OFF and adjust zero trimmer Rl , until the output
read* 0.000 volts (1LSB - 2.44mV). In most cases this trim is
not needed, and pin 4 should be connected to pin S.
STEP D . . . GAIN ADJUST
Turn all bits ON and adjust 100ft gain trimmer R2, until the
output is 9.9976 volts. (Full scale is adjusted to 1L.SB less than
nominal full scale of 10.000 volts.)
BIPOLAR CONFIGURATION (Figure 3)
This configuration will provide a bipolar output voltage from
-5.000 to +4.9976 volts, with positive full scale occurring with
all bits ON (all l's).
STEP I . . . OFFSET ADJUST
Turn OFF all bits. Adjust 100ft trimmer Rl to give - 5.000
volts output.
STEP II . . . GAIN ADJUST
Turn ON all bits. Adjust 100ft gain trimmer R2 to give a reading
of +4.9976 volts.
Figure 3. z 5V Bipolar Voltage Output
Output Digital
Range Input Codes
± 10V Offset Binary
± 5V Offset Binary
2.5V Offset Binary
Oto + 10V Straight Binary
0to+5V Straight Binary
Connect Connect Connect Connect
Pin 9 to Pint to Pin 2 to
1 9 NC
land2 2 and 9 land 9
2 3 9
land 2 2 and 9 land 9
2 3 9
Pin 4 to
6 (through 50ft fixed or 100fttrim resistor)
6 (through 50ft fixed or lOOfttnm resistor)
6 (through 50ft fixed or lOOfttnm resistor)
5 (or optional mm - See Figure 2)
5 (or optional trim - See Figure 2)




The AD667 has an internal low-noise buried zener diode reference
which is trimmed for absolute accuracy and temperature coeffi-
cient. This reference is buffered and optimized for use in a high
speed DAC and will give long-term stability equal or superior to
the best discrete zener reference diodes. The performance of the
AD667 is specified with the internal reference driving the DAC
since all trimming and testing (especially for full scale error and
bipolar offset) is done in this configuration.
The internal reference has sufficient buffering to drive external
circuitry in addition to the reference currents required for the
DAC (typically 0.5mA to Ref In and 1.0mA to Bipolar Offset).
A minimum of 0.1mA is available for driving external loads.
The AD667 reference output should be buffered with an external
op amp if it is required to supply more than 0.1mA output
current. The reference is typically trimmed to ±0.2%, then
tested and guaranteed to ± 1.0% max err The temperature
coefficient is comparable to that of the full scale TC for a particular
grade.
If an external reference is used (10.000V, for example), additional
trim range must be provided, since the internal reference has a
tolerance of ±1%, and the ">667 full-scale and bipolar offset
are both trimmed with the .. rnal reference. The gain and
offset trim resistors give about ±0.25% adiustment range,
which is sufficient for the AD667 when used with the internal
reference.
It is also possible to use external references other than 10 volts.
The recommended range of reference voltage is from + 8 to
+ 11 volts, which allows both 8.192V and 10.24V ranges to be
used. The AD667 is optimized for fixed-reference applications.
If the reference voltage is expected to vary over a wide range in
a particular application, a CMOS multiplying DAC is a better
choice.
Reduced values of reference voltage will also permit the ± 12
volt ± 5% power supply requirement to be relaxed to ± 12 volts
±10%
It is not recommended that the AD667 be used with external
feedback resistors to modify the scale factor. The internal resistors
are tnmmed to ratio-match and temperature-track the other
resistors on the chip, even though their absolute tolerances are
± 20%, and absolute temperature coefficients are approximately
- SOppm^C. If external resistors are used, a wide trim range
( ± 20% 1 will be needed and temperature drift will be increased
to reflect the mismatch between the temperature coefficients of
the internal and external resistors.
Small resistors may be added to the feedback resistors in order
to accomplish small modifications in the scaling For example, if
a 10.24V full-scale is desired, a 140ft 1% low-TC metal-film
resistor can be added in scries with the internal (nominal'' 5k
feedback resistor, and the gain trim potentiometer (between
pins 6 and 7) should be increased to 2001) In the bipolar mode,
increase the value of the bipolar offset tnm potentiometer also
to2oon.
GROUNDING RULES
The AD667 brings out separate analog and power grounds to
allow optimum connections for low noise and high speed per-
formance These grounds should be tied together at one point,
usually the device power ground. The separate ground returns
are provided to minima current flow in low-level signal paths.
The analog ground at pin 5 is the ground point for the output
amplifier and is thus the "high quality" ground for the AD667,
it should be connected directly to the analog reference point of
the system. The power ground at pin 16 can be connected to
the most convenient ground point; analog power return is pre-
ferred. If power ground contains high frequency noise beyond
200mV, this noise may feed through the convener, thus some
caution will be required in applying these grounds.
It is also important to apply decoupling capacitors properly on
the power supplies for the AD667 and the output amplifier.
The correct method for decoupling is to connect a capacitor
from each power supply pin of the AD667 to the analog ground
pin of the AD667. Any load driven by the output amplifier
should also be referred to the analog ground pin.
OPTIMIZING SETTLING TIME
The dynamic performance of the AD667's output amplifier can
be optimized by adding a small (20pF) capacitor across the
feedback resistor. Figure 4 shows the improvement in both
large-signal and small-signal settling for the 10V range. In Figure
4a, the top trace shows the data inputs (DB1 1-DB0 tied together),
the second trace shows the CS pulse (A3-A0 tied low), and the
lower two traces show the analog outputs for C F = and 20pF
respectively.
Figures 4b and 4c show the settling time for the transition from
all bits on to all bits off. Note that the settling time to ± 1/2LSB
for the 10V step is improved from 2.4 microseconds to 1.6
microseconds by the addition of the 20pF capacitor.
Figures 4d and 4e show the settling time for the transition from
all bits off to all bits on. The improvement in settling time
gained by adding Q - 20pF is similar.
w«vc*«'
a. Large Scale Settling
b. Fine-Scale Settling. C? = OpF
c. Fine-Scale Settling, Cf = 20pF




d. Fine-Scale Settling, Cf - OpF
e. Fine-Scale Settling, Cf = 20pF
Figure 4. Settling Time Performance (Continued)
DIGITAL CIRCUIT DETAILS
The bus interface logic of the AD667 consists of four independently
addressable registers in two ranks. The first rank consists of
three four-bit registers which can be loaded directly from a 4-,
8-, 12-, or 16-bit microprocessor bus. Once the complete 12-bit
data word has been assembled in the first rank, it can be loaded
into the 12-bit register of the second rank. This double-buffered
organization avoids the generation of spurious analog output
values. Figure 5 shows the block diagram of the AD667 logic
section.
Mii -— oat NT—- mi "i -- - am
ffiHgrgff
It is permissible to enable more than one of the latches simul-
taneously. If a first rank latch is enabled coincident with the
second rank latch, the data will reach the second rank correctly
if the "WRITE CYCLE * 1" timing specifications are met.
CS A3 A2 Al AO Operation
1 X X X X No Operation
X 1 1 1 1 No Operation
1 1 1 Enable 4 LSBs of First Rank
1 1 1 Enable 4 Middle Bits of First Rank
1 1 1 Enable 4 MSBs of First Rank
1 1 1 Loads Second Rank from First Rank
All Latches Transparent
"X" = Doot Care
Table II. AD667 Truth Table
INPUT CODING
The AD667 uses positive-true binary input coding. Logk "1" is
represented by an input voltage greater than 2.0V and logic "0"
is defined as an input voltage less than 0.8V.
Unipolar coding is straight binary, where all zeroes (OOOh) on
the data inputs yields a zero analog output and all ones r FF H ,
yields an analog output 1 LSB below full scale.
Bipolar coding is offset binary, where an input code of OOOh
yields a minus full-scale output, an input of FFFH yields an
output 1LSB below positive full scale, and zero occurs for an
input code with only the MSB on (800h).
The AD667 can be used with two's complement input coding if
an inverter is used on the MSB (DB1 1).
DIGITAL INPUT CONSIDERATIONS
The threshold of the digital input circuitry is set at 1.4 volts
and does not vary with supply voltage. The inpu' lines can thus
interface with any type of 5 volt logic. The configuration of the
input circuit is shown in Figure 6.
OIGITAL __
INPUTS [_}
(PINS 11 - 15
AND 17 - 281
-0 © &
O TO LOGIC
Figure 5 AD667 Block Diagram
The latches are controlled by the address inputs, A0-A3, and
the CS input. All control inputs are active low, consistent with
general practice in microprocessor systems. The four address
lines each enable one of the four latches, as indicated in
Table II.
All latches in the AD667 are level-triggered. This means that
data present during the time when the control signals are valid
will enter the latch. When any one of the control signals returns
high, the data is latched.
Figure 6 Equivalent Digital Input Circuit
The AD667 data and control inputs will float to a logic if left
open. It is recommended that any unused inputs be connected
to power ground to improve noise immunity.
Fanout for the AD667 is 100 when used with a standard low
power Schottky gate output device.
DIGITAL TO-ANALOG CONVERTERS 2-129
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8-BIT MICROPROCESSOR INTERFACE
The AD667 interlaces easily to 8-bit microprocessor systems of
all types. The control logic makes possible the use of right- or
left-justified data formats.
Whenever a 12-bit DAC is loaded from an 8-bit bus, two bytes
are required. If the program considers the data to be a 12-bit
binary fraction (between and 4095/40%), the data is left- justified,
with the eight most significant bits in one byte and the remaining
bits in the upper half of another byte. Right-justified data calls
for the eight least significant bits to occupy one byte, with the 4
most significant bits residing in the lower half of another byte,
simplifying integer arithmetic.
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a Left Justified






I 067 I DM I DBS I D84 I DB3 I DB2 I 081 1 DBO I
b. Right Justified
Figure 7. 12-Bit Data Formats for 8-Bit Systems
Figure 8 shows an addressing scheme for use with an AD667 set
up for left-justified data in an 8-bit system. The base address is
decoded from the high-order address bits and the resultant
active-low signal is applied to CS. The two LSBs of the address
bus are connected as shown to the AD667 address inputs The
latches now reside in two consecutive locations, with location
X01 loading the four LSBs and location X10 loading the eight















Figure 8. Left-Justified 8-Bit Bus Interface
Right-justified data can be similarly accommodated. The over-
lapping of data ones is reversed, and the address connections
are slightly different. The AD667 still occupies two adjacent
locations in the processor's memory map. In the circuit of Figure
9, location X01 loads the 8LSBs and location X10 loads the

















Figure 9. Right-Justified 8-Bit Bus Interface
USING THE AD667 WITH 12- AND 16-BIT BUSES
The AD667 is easily interfaced to 12- and 16-bit data buses. In
this operation, all four address lines (AO through A3) are tied
low, and the latch is enabled by CS going low. The AD667 thus
occupies a single memory location.
This configuration uses the first and second rank registers
simultaneously. The CS input can be driven from an active-low
decoded address. It should be noted that any data bus activity
during the period when CS is low will cause activity at the
AD667 output. If data is not guaranteed stable during this



















Figure 10. Connections for 12- and 16-Bit Bus Interface
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APPENDIX F
FIFO MEMORY TECHNICAL DATA (IDT 7201 SA 120DB)
ted Device Technology, Inc.
CMOS PARALLEL
FIRST-IN/FIRST-OUT FIFO






256 x 9 organization (IDT7200)
'
512 x 9 organization (IDT7201A)





Ultra high speed— 1 5ns access time
Asynchronous and simultaneous read and write
Fully expandable by both word depth and/or bit width
Pin and functionally compatible with 720X family





. Military product compliant to MIL-STD-883, Class B
. Standard Military Drawing #5962-87531
.
5962-89666, and 5962-89863 are listed on this function.
DESCRIPTION:
The IDT7200/7201 A are dual-port memories that load and
empty data on a first -in/first -out basis. The devices use Ful
and Empty flags to prevent data overflow and underflow and
expansion logic to allow for unlimited expansion capability in
both word size and depth.
The reads and writes are internally sequential through the
use of ring pointers, with no address information required to
load and unload data. Data is toggled in and out of the devices
through the use of the Write (W) and Read (R) pins. The
devices have a read/write cycle time of 25ns (40MHz).
The devices utilizes a 9-bit wide data array to allow for
control and parity bits at the user's option. This feature is
especially useful in data communications applications where
it is necessary to use a parity bit for transmission/reception
error checking. It also features a Retransmit (RT) capability
that allows for reset of the read pointer to its initial position
when RT is pulsed low to allow for retransmission from the
beginning of data. A Half-Full Flag is available in the single
device mode and width expansion modes.
The IDT7200/1A is fabricated using IDTs high-speed
CEMOS technology. They are designed for those
applications requiring asynchronous and simultaneous read/
writes in multiprocessing and rate buffer applications Military
grade product is manufactured in compliance with the latest






































IDT72O0S/L, IDT7201SA/LA CMOS PARALLEL











































































-0.5 to +7.0 -0.5 to +7.0 V
Ta Operating
Temperature
to +70 -55 to +125 •c
Twas Temperature
Under Bias
-55 to +125 -65 to +135 •c
TSTG Storage
Temperature








may cause permanent damage to the device This it a stress rung only
and functional operation ot the device at these or any other conditions
above those indicated m the operaoonal sections ol tfws specification is not
implied Exposure to absolute maxvnum rating conditions for extended
periods may affect reliabtlty
CAPACITANCE (Ta - +25°C, f - 1.0 MHz)
Symbol Parameter Mm. Typ. Max. Unit
Vccm Mrttary Supply
Voltage
4.5 5.0 5.5 V
Vccc Commercial Suppty
Voltage
4.5 5.0 5.5 V
GND Supply Voltage V
Vn< 1 > Input High Voltage
Commercial
2.0 — — V
Vn* 1 ' Input High Voltage
Mttary
2.2 — — V





1 Vh - 2 6V tor yPnput (commercial)
Vn . 2 8V for XI input (military)
2 1.5V undershoots are allowed for 10ns once per cycle.
atTtuas
Symbol Parameter*" Condition Max. Unit
ClN Input Capacitance VN-0V 8 pF
COLTT Output Capacitance VOUT-0V 8 pF
NOTE:
1 This parameter is sampled and not 100% tested
6.1
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|nT7?00S/L, IDT7201SA/LA CMOS PARALLEL















UnitMln. Typ. Max. Mm. Typ. Max. Mln. Typ. Max.
III'
1
* Input Leakage Current (Any Input) -1 — 1 -10 — 10 -1 — 1 ma
lLO
|2> Output Leakage Current -10 — 10 -10 — 10 -10 — 10 H*
VOH Output Logic "1* Voltage Ion - -2mA 2.4 — — 24 — — 2.4 — — V
VOL Output Logc *0" Voltage ton - 8mA — — 0.4 — — 0.4 — — 0.4 V
ICC1
(3) Active Power Supply Current — — 140<4 > — — 160<4 > — — 125' 4 ' mA
ICC2,3) Standby Current (E-W-RS-FT/ET-Vh) — — 15 — — 20 — — 15 mA
teC3(L) ,3) Power Down Current (All Input - Vcc - 0.2V) — — 5 — — 9 — — 0.5 mA
ICC3(S) (3) Power Down Current (All Input - Vcc - 0.2V) — — 5 mA
DC ELECTRICAL CHARACTERISTICS (Continued)














tA « 50,65,80 120n»
UnMMln. Typ. Max. Mln. Typ. Max. Mln. Typ. Max.
lu
M > Input Leakage Current (Any Input) -10 — 10 -1 — 1 -10 — 10
r
4*
lLO(2 ' Output Leakage Current -10 — 10 -10 — 10 -10 — 10 HA
VOH Output Logc "1 " Voltage lot - -2mA 2.4 — — 24 — — 2.4 — — V
Vol Output Logic "0" Voltage ton - 8mA — — 0.4 — — 0.4 — — 0.4 V
ICC1 (3) Active Power Supply Current — — 140(4 » — 50 80 — 70 100 mA
ICC2 (3) Standby Current (R-W-PfS-FL/RT-ViH) — — 20 — 5 8 — 8 15 mA
ICC3(L) (3) Power Down Current (All Input - Vcc • 0.2V) — — 0.9 — — 0.5 — — 0.9 mA
ICC3(S) (3) Power Down Current (All Input Vcc 0.2V) — — 9 — — 5 — — 9 mA
NOTES:
1 Measurements with 4 s Vin s Vcc.
2 E 2 Vih, 4 s Vout s Vcc
3 Ice measurements are made with outputs open (only capacnive loading)
4 Tested at t » 20MHz
6.1
195
IDT7200S/L, IDT7201SA/LA CMOS PARALLEL
FIRST-IN/FIRST-OUT FIFO 256 « 9-BIT a 512 x 9-BIT MILITARY AND COMMERCIAL TEMPERATURE RANGES
AC ELECTRICAL CHARACTERISTICS
(Commercial: Vcc - 5.0V±10%. Ta - 0°C to +70°C; Military: Vcc - 5.0V±1 0%, Ta - -55°C to +125°C)
Symbol Parameter













Mn. Max. Mn. Max. Mn. Max Mln. Max. Mn. Max.
ts Shift Frequency — 40 — 33.3 — 28.5 — 25 — 22.2 MHz
tRC Read Cycle Time 25 — 30 — 35 — 40 — 45 — ns
U Access Time — 15 — 20 — 25 — 30 — 35 rts
tRR Read Recovery Time 10 — 10 — 10 — 10 — 10 — ns
tw>w Read Pulse Width 121 15 — 20 — 25 — 30 — 35 — ns
tRLZ Read Pulse Low to Data Bus at Low Z (3) 5 — 5 — 5 — 5 — 5 — ns
tWLZ Write Pulse High to Data Bus at Low Z'3 '4 ' 5 — 5 — 5 — 5 — 10 — ns
tov Data Valid from Read Pulse High 5 — 5 — 5 — 5 — 5 — ns
tRHZ Read Pulse High to Data Bus at High Z<3 ' — 15 — 15 — 18 — 20 — 20 ns
twc Write Cycle Time 25 — 30 — 35 — 40 — 45 — ns
tWPw Write Pulse Width12 ' 15 — 20 — 25 — 30 — 35 — ns
twn Write Recovery Time 10 — 10 — 10 — 10 — 10 — ns
tos Data Set-up Time 11 — 12 — 15 — 18 — 18 — ns
tDH Data HoW Time — — — — — ns
tree Reset Cycle Time 25 — 30 — 35 — 40 — 45 — ns
tre Reset Pulse Width'2 ' 15 — 20 — 25 — 30 — 35 — ns
tres Resel Set-up Time'3 ' 15 — 20 — 25 — 30 — 35 — ns
tRSfl Reset Recovery Time 10 — 10 — 10 — 10 — 10 — ns
tRTC Retransmit Cycle Time 25 — 30 — 35 — 40 — 45 — ns
tRT Retransmit Pulse Width' 2 ' 15 — 20 — 25 — 30 — 35 — ns
tRTS Retransmit Set-up Time' 3 ' 15 _ 20 — 25 — 30 — 35 — ns
tRTR Retransmit Recovery Time 10 — 10 — 10 — 10 — 10 — ns
tEFL Reset to Empty Flag Low — 25 — 30 — 35 — 40 — 45 ns
tHFHJTH Reset to Half-Full and Full Flag Hgh — 25 — 30 — 35 — 40 — 45 ns
1REF Read Low to Empty Rag Low — 15 — 20 — 25 — 30 — 30 ns
tRFF Read Hgh to Full Flag High — 15 — 20 — 25 — 30 — 30 ns
tRPE Read Putee Width after EF Hgh 15 — 20 — 25 — 30 — 35 — ns
tWEF Write Hgh to Empty Flag High — 15 — 20 — 25 — 30 — 30 ns
tWFF Write Low to Full Rag Low — 15 — 20 — 25 — 30 — 30 ns
tWHF Write Low to Half -Full Flag Low — 25 — 30 — 35 — 40 — 45 ns
tRHF Read High to Half-Full Rag High — 25 — 30 — 35 — 40 — 45 ns
tWPF Write Pulse Width after FT High t5 — 20 — 25 — 30 — 35 — ns
tXOL Read/Write to XO Low — ' 15 — 20 — 25 — 30 — 35 ns
WOH Read/Write to XO Hgh — 15 — 20 — 25 — 30 — 35 ns
txi XI Pulse Width'21 15 — 20 — 25 — 30 — 35 — ns
tXIR Xl Recovery Time 10 — 10 — 10 — 10 — 10 — ns
txs XI Set-up Time 10 - 10 - 10 - 10 — 10 — ns
NOTES:
1 Tmngs referenced as in AC Test Conditions
2 Pulse widths less than minimum value are not allowed
3 Values guaranteed by design, not currently tested




IDT7200S/L, IDT7201SA/LA CMOS PARALLEL
FIRST-tNtfHRST-OUT FIFO 25« x 9-BIT 4 512 x »-BIT MIUTARY AND COMMERCIAL TEMPERATURf RANGES
AC ELECTRICAL CHARACTERISTICS (Continued)
(Commercial: Vcc - 5.0V±10%, Ta 0°C to +70°C; Military: Vcc 50V±10%, Ta« -65°C to +125°C)
Symbol Paramatar












Mn. Max. Mln. Max. Mln. Max Mn. Max. Mn. Max.
ts Shift Frequency — 20 — 15 — 12.5 — 10 — 7 MHz
tRC Read Cyde Time 50 — 65 — 80 — 100 — 140 — na
tA Access Time — 40 — 50 — 66 — 80 — 120 na
tRR Read Recovery Time 10 — 15 — 15 — 20 — 20 — na
tRPW Read Pulse Width'2' 40 — 50 — 65 — 80 — 120 — na
tRLZ Read Pulse Low to Data Bus at Low Z*3 ' 5 — 10 — 10 — 10 — 10 — na
tWLZ Write Pulse High to Data Bus at Low Z° 4) 10 — 15 — 15 — 20 — 20 — na
tDV Data Valid from Read Pulse High 5 — 5 — 5 — 5 — 5 — na
tRHZ Read Pulse High to Data Bus at High Z*3) — 25 — 30 — 30 — 30 — 36 na
twc Wnte Cycle Time 50 — 65 — 80 — 100 — 140 — na
tWPW Write Pulse Width'2 ' 40 — 50 — 65 — 80 — 120 — na
tWR Write Recovery Time 10 — 15 — 15 — 20 — 20 — na
IDS Data Set-up Time 20 — 30 — 30 — 40 — 40 na
tOH Data Hold Time — 5 — 10 — 10 — 10 — na
tRSC Reset Cyde Time 50 — 66 — 80 100 140 na
tRS Reset Pulse Width (2) 40 — 50 — 65 — 80 — 120 na
tRSS Reset Set-up Time 131 40 — 50 — 66 — 80 — 120 _ na
tRSR Reset Recovery Time 10 — 15 — 15 — 20 — 20 - — na
tRTC Retransmit Cycle Time 50 — 65 — 80 — 100 — 140 — na
tRT Retransmit Pulse Width'21 40 — 50 — 65 — 80 — 120 — na
tRTS Retransmit Set-up Time'3 ' 40 — 50 — 65 — 80 — 120 — na
tRTR Retransmit Recovery Time 10 — 15 — 15 — 20 — 20 — na
tea Reset to Empty Flag Low — 50 — 65 — 80 — 100 — 140 na
frFH.FFH Reset to Half-Full and Full Rag High — 50 — 65 — 80 — 100 — 140 na
tREF Read Low to Empty Flag Low — 30 — 45 — 60 — 60 — 60 na
tRFF Read High to Full Flag High — 35 — 45 — 60 — 60 — 60 na
tRPE Read Pulse Width after FT High 40 — 50 — 65 — 80 — 120 — na
tWEF Wnte High to Empty Flag High — 35 — 45 — 60 — 60 — 60 na
tWFF Wnte Low to Full Flag Low — 35 — 45 — 60 — 60 — 60 na
tWHF Write Low to Half-Full Flag Low — 50 — 65 — 80 — 100 — 140 na
tP>F Read High to Half-Full Flag High — 50 — 65 — 80 — 100 — 140 na
tWPF Wnte Pulse Width after FT High 40 — 50 — 65 — 80 — 120 — ns
tXOL Read/Write to XO Low — 40 50 _ 65 — 80 — 120 na
tXOH Read/Write to XO High 40 — 50 65 _ 80 — 120 na
txi XI Pulse Width' 21 40 50 65 80 120 — na
tXIR XI Recovery Time 10 10 10 10 — 10 — na
txs Xl Set-up Time 10 — 15 — 15 — 15 — 15 — na
NOTES:
1 Timings referenced as in AC Test ConoSoons
2 Pulse widths less than minimum value are not allowed
3. Values guaranteed by design, not currently tested
4 Only applies to read data flow-through mode
6.1
IDT7200S/L, IOT7201SA/LA CMOS PARALLEL
FIRST-IK/FIRST-OUT FIFO 256 x 9-BIT & 512 x 9-BIT MILITARY AND COMMERCIAL TEMPERATURE RANGES
AC TEST CONDITIONS
Input Pulse Levels GNDto3.0V
Input Rise/Fall Times 5ns
Input Timing Reference Levels 1.5V
Output Reference Levels 1.5V





DATA IN (Do - D8)
Data inputs (or 9-bit wide data.
CONTROLS:
RESET (RS)
Reset is accomplished whenever the Reset (RS) input is
taken to a low state. During reset, both internal read and write
pointers are set to the first location. A reset is required after
power up before a write operation canjake place Both the
Read Enable (R) and Write Enable (W) Inputs must be In
the high state during the window shown in Figure 2, (I.e.,
tRSS before the rising edge of RS) and should not change
until tRSR after the rising edge of RS Half-Full Flag (HF)
will be reset to high after Reset (RS).
WRITE ENABLE (W)
A write cycle is initiated on the falling edge of this input if the
Full Flag (FF) is not set Data set-up and hold times must be
adhered to with respect to the rising edge of the Write Enable
(W). Data is stored in the RAM array sequentially and
independently of any on-going read operation.
After half of the memory is filled and at thejalling edge of
the next write operation, the Half-Full Flag (HF) will be set to
low and will remain set until the difference between the write
pointer and read pointer is less than or equal to one half of the
total memory of the device. The Half-Full Flag (HF) is then
reset by the rising edge of the read operation
To prevenl data overflow, the Full Flag (FF) will go low,
inhibiting further write operations Upon the completion of a
valid read operation, the Full Flag (FF) will go high after tBFF,
allowing a valid write to begin When the FIFO is full, the
internal write pointer is blocked from W, so external changes
in W will not affect the FIFO when it is full.
READ ENABLE (R)
A read cycle is initiated on the falling edge of the Read
Enable (R) provided the Empty Flag (EF) is not set The data
is accessed on a First-In/First-Out basis, independent of any







Figure 1. Output Load
* Includes scope and jig capacitances
the Data Outputs (Oo - 08) will return to a high Impedance
condition until the next Read operation. When all data has
been read from the FIFO, the Empty Flag (EF) will go low,
allowing the "final" read cycle but inhibiting further read
operations with the data outputs remaining in a high imped-
ance state. Once a valid_write operation has been accom-
plished, the Empty Flag (EF) will go high after twEF and a valid
Read can then begin. When the FIFO is empty, tnejntemal
read pointer is blocked from R so external changes in R will not
affect the FIFO when it is empty.
FIRST LOAD/RETRANSMIT (FL/RT)
This is a dual-purpose input. In the Depth Expansion Mode,
this pin is grounded to indicate that it is the first loaded (see
Operating Modes) . In the Single Device Mode, this pin acts as
the restransmrt input The Single Device Mode is initiated by
grounding the Expansion In (XI).
The IDT7200/7201 A can be made to retransmit data when
the Retransmit Enable control (RT) input is pulsed low. A
retransmit operation will set the internal read pointer to the first
location and will not ajfect the write pointer. Read Enable (R)
and Write Enable (W) must be in the high state dunng
retransmit. This feature is useful when less than 256/512
writes are performed between resets The retransmit feature
is not compatible with the Depth Expansion Mode and will
affect the Half-Full Flag (HF), depending on the relative
locations of the read and write pointers
EXPANSION IN (XI)
This input is a dual-purpose pin. Expansion In (XI) is
grounded to indicate an operation in the single device mode.
Expansion In (XI) is connected to Expansion Out (XO) of the




The Full Flag (FF) will go low, inhibiting further write
operation, when the write pointer is one location less than the
read pointer, indicating that the device is full. If the read
pointer is not moved after Reset (RS), the Full-Flag (FF) will




I0T7200S/L, IDT7201SA/LA CMOS PARALLEL
FIRST-IN/FIRST-OUT FIFO 25e t 9-BIT & S12 x 9-BIT MILITARY AND COMMERCIAL TEMPERATURE RANGES
EMPTY FLAG (EF)
_
The Empty Flag (EF) will go low, inhibiting further read
operations, when the read pointer is equal to the write pointer,
indicating that the device is empty.
EXPANSION OUT/HALF-FULL FLAG (XO/HF)
This is a dual-purpose output. In the single device mode,
when Expansion In (XI) is grounded, this output acts as an
indication of a hart-full memory.
After hart of the memory is filled and at the falling edge of
the next write operation, the Half-Full Flag (HF) will be set low
and will remain set until the difference between the write
pointer and read pointer is less than or equal to one hart of the
total memory of the device. The Hart-Full Flag (HF) is then
reset by using rising edge of the read operation.
In the Depth Expansion Mode, Expansion In (XI) is con-
nected to Expansion Out (XO) of the previous device. This
output ads as a signal to the next device in the Daisy Chain
by providing a pulse to the next device when the previous de-
vice reaches the last location of memory.
DATA OUTPUTS (Qo - Qs)
Data outputs for 9-bit wide data. This data is in a high



















NOTES: Figure 2. Re»et
1 FF. FF, RF may change status during Reset, but flags will be valid at tRSC
2 W and R - Vim around the nsing edge ol R5
Qo-Qe
Do-08
Figure 3. Asynchronous Write and Read Operation
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IDT7200S/L, IDT7201SA LA CMOS PARALLEL

























































I017200S/L, IOT7201SA/LA CMOS PARALLEL












































IDT7200S/L, IDT7201SA. LA CUOS PARALLEL



















Flgur* 11. Expansion In
OPERATING MODES is in a Single Device Configuration when the Expansion In (XI)
SINGLE DEVICE MODE control input is grounded (see Figure 12). In the mode the
AsinglelDT7200/720iAmaybeusedwhenthe application Halt-Full Flag (HF), which is an active low output, is shared
requirements for 256/51 2 words or less. ThelDT7200/7201A w *th Expansion Out (XO).
(HALF-FULL FLAG) (HF)
WRITE (W)
DATA IN (D) J











Flgur. 12. Block Diagram ot Slrtgla 256/512 x 9 FIFO
WIDTH EXPANSION MODE 13demonstratesan18-bitwordwidthbyusingtwolDT7201As.
Word width may be increased simply by connecting the Any word width can be attained by adding additional
corresponding input control of multiple devices Status flags IDT7201AS.






















-*- EMPTY FLAG (EF)
— RETRANSMIT (RT)
,18,
Flgura 13. Block Diagram of 256/512 x 16 FIFO Memory Uaad In Width Expanalon Mod*
{J> DATA out (Q)
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IDT7200S/L IDT7201SA.L> CMOS PARALLEL
F1RST-IN/F1RST-OUT FIFO 2S« I »-B(T 4 S12 I S-BIT MIUTARY AND COMMERCIAL TEMPERATURE RANGES
DEPTH EXPANSION (DASIY CHAIN) MODE
The IDT7200/720 1 A can easily be adapted to applications
where the requirements are tor greater than 256/512 words.
Figure 14 demonstrates Depth Expansion using three IDT72007
7201 As. Any depth can be attained by adding additional
IDT7200/720 1 As The IDT7200/720 1 A operates in the Depth
Expansion configuration when the tollowing conditions are
met:
1 The first_device must be designed by grounding the First
Load (FL) control input.
2. All other devices must have FL in the high state.
3. The Expansion Out (XO) pin of each device must be tied
to the Expansion In (XI) pin of the next device. See
Figure 14.
4. External logic is needed to generate a composite Full
Flag (FF) and Empty Flag (EF). This requires the ORing
of all EFs and ORing of all FFs (re. alljnust be set to
generate the correct composite FF or EF). See Figure
14.
5. The Retransmit (RT) function and Half-Full Flag (HF) are
not available in the Depth Expansion Mode.
For additional information refer to Tech Note 9: "Cascad-
ing FIFOs or FIFO Modules".
COMPOUND EXPANSION MODE
The two expansion techniques described above can be
applied together in a straight forward manner to achieve large
FIFO arrays (see Figure 15).
BIDIRECTIONAL MODE
Applications which require data buffering between
two systems (each system capable of Read and Write opera-
tions) can be achieved by pairing IDT7200/7201 As as shown
in Figure 16. Care must be taken to assure that the appropri-
TABLE I—RESET AND RETRANSMIT
Single Device Configuration/Width Expansion Mode
ate flag is monitored by each system (i.e., FF is monitored on
the device where W is used; EF is monitored on the device
where R is used). Both Depth Expansion and Width Expan-
sion may be used in this mode.
DATA FLOW-THROUGH MODES
Two types of (tow-through modes are permitted: a
read flow-through and write (tow-through mode. For the read
ftow-through mode (Figure 17), the FIFO permits the reading
of a single word after writing one word of data into an empty
FIFO. The datajs enabled on the bus in (twEF-ftjns after the
rising edge of W^called the first write edge, and N remains on
the bus until the R line is raised from low-to-high, after which
the bus would go into a three-state mode after tRHZ ns. The
EF line would have a pulse showing temporary de-assertion
and then would be asserted. In the interval of time that R is
tow, more words can be written to the FIFO (the subsequent
writes after the first write edge will be de-assert the Empty
Flag) ; however, the same word (written on the first write edge)
presented to the output bus as the read pointer, would not be
incremented when R was tow. On toggling R, the other words
that are written to the FIFO will appear on the output bus as in
the read cycle timings.
In the write ftow-through mode (Figure 18), the FIFO
permits the writing of a single word of data immediately after
reading one word of data from a full FIFO. The R line causes
the FF to be de-asserted but the W line, being tow, causes K
to be asserted again in anticipation of a new data word. On the
rising edge of W, the new word is loaded in the FIFO. The W
line must be toggled when FF is not asserted to write new data
in the FIFO and to increment the write pointer.
For additional information refer to Tech Note 8:
"Operating FIFOs on Full and Empty Boundary Conditions"
and Tech Note 6: "Designing with FIFOs".
II
Mode
Inputs Internal Status Outputs
RS RT XJ Read Pointer Write Pointer EF FF RF
Reset X Location Zero Location Zero 1 1
Retransmit 1 Location Zero Unchanged X X X
Read/Wrrte 1 1 Increment' 1 ' Increment 1 ' 1 X X X
NOTE:
1 Pointer will increment if flag is High
TABLE II—RESET AND FIRST LOAD TRUTH TABLE
Depth Expansion/Compound Expansion Mode
Mode
Inputs Internal Status Outputs
RS FL xl Read Pointer Write Pointer EF FF
Reset First Device (1) Location Zero Location Zero 1
Reset All Other Devices 1 (1) Location Zero Location Zero 1
Read/Wrrte 1 X (1) X X X X
NOTE: an»«to
1 XT is connected to XS of_prev»ut device See Figure 1 5 R5 - Reset Input FT/AT > First Load/Retransmit, EF - Empty Rag Output. FF . Flag Full Output.
XI - Expansion Input. HF > Half-Full Flag Output
6.1 11
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IDT7200&L, IDT7201SA/LA CMOS PARALLEL





















































Ds Dn D'e On
Flgur* 15. Compound FIFO Expansion
NOTES:
1 For depth expsanuon block see section on Depth Expansion and Figure 14











IDT72003/L, IDT7201SA/LA CMOS PARALLEL






















































Flgur* is Writ* Data Flow-Through Mod*
6.1 1)
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IDT7200S/L, IDT7201SA/LA CMOS PARALLEL
FIRST-IN/FIRST-OUT FIFO 256 i 9-BrT i 512 x 9-BfT UIUTARY AND COMMERCIAL TEMPERATURE RANGES
ORDERING INFORMATION
IDT XXXX XXX




























Commercial (0°C to + 70°C)
Military (-55°C to 125°C)


















256 x 9-Bit FIFO
512 x 9-Bit FIFO




OCTAL LATCH TECHNICAL DATA (SNJ54LS373)
SNS4LS373. SN54LS374, SN54S373, SN54S374,
SN74LS373. SN74LS374, SN74S373, SN74S374
OCTAL D TYPE TRANSPARENT LATCHES AND EDGE TRIGGERED FLIP FLOPS
OCTOBER 197S-REVISED MARCH 1988
• Choice of 8 Latches or 8 D Type Flip Flops
In a Single Package
• 3-State Bus-Driving Outputs
• Full Parallel-Access for Loading
• Buffered Control Inputs
• Clock/Enable Input Has Hysteresis to
Improve Noise Rejection ( S373 and S374)
• P-N-P Inputs Reduce DC Loading on
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These 8-bit registers feature three-state outputs
designed specifically for driving highly-capacitive or
relatively low-impedance loads. The high-impedance
third state and increased high-logic-level drive provide
these registers with the capability of being connected
directly to and driving the bus lines in a bus-organized
system without need for interface or pull-up com-
ponents They are particularly attractive for implement-
ing buffer registers, I/O ports, bidirectional bus drivers,
and working registers.
The eight latches of the LS373 and S373 are
transparent D-type latches meaning that while the
enable ICl is high the Q outputs will follow the data (0)
inputs. When the enable is taken low the output will be
latched at the level of the data that was set up.
SN54LS373. SN64LS374. SN54S373.
SN54S374 J OR W PACKAGE
SN74LS373. SN74LS374, SN74S373.
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SN54LS373. SN54LS374. SN54S373, SN54S374
SN74LS373, SN74LS374. SN74S373. SN74S374
OCTAL D TYPE TRANSPARENT LATCHES AND EDGE TRIGGERED FLIP FLOPS
description (continued)
The eight flip flops ot the LS374 and S374 are edge triggered D type flip flops On the positive transition of the clock the Q
outputs will be set to the logic states that were setup at the D inputs
Schmitt trigger buffered inputs at the enable/clock lines of the S373 and S374 devices, simplify system design as ac and dc
noise reiection is improved bv typically 400 mV due to the input hysteresis A buffered output control input can be used to
place the eight outputs m either a normal logic state (high or low logic levelsl or a high impedance state In the high
impedance state the outputs neither load nor drive the bus lines significantly
The output control does not affect the internal operation of the latches or flip flops That is, the old data can be retained or
new data can be entered even while the outputs are oft









Pin numbers shown are for DW J N and W packages
XTfo« S374 only
2-884 TEIXAS ^rInstruments
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SN54LS373. SN54LS374. SN74LS373. SM74LS374
OCTAL TYPE TRANSPARENT LATCHES AND
EDGE TRIGGERED FLIP FLOPS
schematic of inputs and outputs
EQUIVALENT OF DATA INPUTS
vcc 1
< R.q • 20kn NOM
input m J4 m •
























AND OUTPUT CONTROL INPUTS







SN54LS373. SN54LS374. SN74LS373, SN74LS374
OCTAL D TYPE TRANSPARENT LATCHES AND
EDGE TRIGGERED FLIP FLOPS
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, Vqq (see Note 1) 7 V
Input voltage 7 v
OM state output voltage 5 5V













MIN NOM MAX MIN NOM MAX
Vqc Supply voltage 4 5 5 5.5 4 75 5 5 25 V
Vqh High level output voltage 55 55 V
'OH High-level output current - 1 - 26 mA
'OL Low-level output current t2 24 mA
,N Pulse duration
CLK high 16 15
m






t n Data hold time
LS373 20. 20.
ns
LSJM ' 51 0'
7 a Operating 'ree-an temperature - 55 125 70 •c
'
T r>r i h tpacificatton appt<as only *o> data f'aquancy biion 10 MM; Dasigna abova 10 MH/ ahould uaa a minimum of 5 na (Commercial only'




MIN TYPt MAX MIN TVPt MAX
Vih High level input voltage 2 2 V
V IL Low-level input voltage 07 08 V
V|K Input clamp voltage Vqq • MIN. 1, • -18 mA -1 5 -1 5 V
VOH H.gn level output voltage VCC
" MIN V IH " 2 V,
V, L - V| L ma.. I0H . MAX
2.4 34 24 3 1 V
vol Low-level output voltage
VCC • MIN V| H " 2 V
V|L V||_ma»
'OL " '^ mA 25 04 025 04 V
IQL " 24 mA 035 05
'OZH
O'f-state output current
high level voltage applied
V CC -MAX. V|H"2V.
V - 2 7 V
20 20 uA
'OZL
01' state output Current
low level voltage applied




minimum input vo'taoe VCC
" MAX V| • 7 V 1 1 mA
l|H High level input Currant V CC • MAX V| • 2 7 V 20 20 uA
'IL Low level input current VCC - MAX V| 4 V -04 -0.4 mA
'OS Short circuit Output current^ V CC • MAX -30 -130 -30 -IX mA
'cc SuPP'V Current
V CC - MAX.
Output control at 4 5 V
LS373 24 40 24 40
mA
LS374 27 40 27 40
' for conditio** tno
J All typitil valUM '
$ Not rr>0*« th«n Odl OutOut lhOu*d b« iho
*n .. MIN or MAX
a at VCC '5V,T A
I th« •ODrODfiatl
25 C
taa at • i "• and duration o( ma ehort circuit •houid not awcaad
•*•:-•!
.<• rKommindld ooarattng condition*
cono
: sst- Texas ^rInstruments
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SN54LS373. SN54LS374. SN74LS373. SN74LS374
OCTAL TYPE TRANSPARENT LATCHES AND
EDGE TRIGGERED FLIP FLOPS









MIN TYP MAX MIN TYP MAX
'max
C L - 45 pF q L . 867 f)









Any Q 20 30
15 28
n%




15 28 20 26
n.





C L - 5 pF, R L - 687
See Note 3




Any Q 12 20 12 20 n.
NOTES 2 Maximum clock frequency » tetted with all output! loaded
3 Load circuiti and voltage weveforme are mown m Section 1
'max " maximum clock frequency
'P h • propagation deley time, low to high-level output
tPHL • propagation delay time, high tolowievel output
tpzH output enable time to high level
'PZL " output enable time to low level
tPHZ " output diaable time from high level






0»t 0" Ct ecx tlVj- 2 • i»wi»» -IkAl JiHi
2 887
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SN54S373, SN54S374. SN74S373. SN74S374
OCTAL D TYPE TRANSPARENT LATCHES AND







schematic of inputs and outputs
EQUIVALENT OF EACH INPUT
VCC'




absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V^c (see Note 1) 7 V
Input voltage 5.5 V
Off-state output voltage 5.5 V
Operating free-air temperature range SN54S' -55°CtOl25°C
SN74S' 0°C to 70°C
Storage temperature range -65°C to 150 C




MIN NOW MAX MIN NOM MAX
Sudo'v voltage. Vqq 4.5 5 55 4 75 5 5.25 V
High-level output voltage. Vqh 5.5 55 V
High-level output current, Iqh -2 -6 5 mA





Data letup time, t^
"S373 <H o;
r»
•S3 74 St 5T
Data hold time. th
•S373 «U io; m
S3 74 2J 2T
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SN54S373, SN54S374, SN74S373. SN74S374
OCTAL D TYPE TRANSPARENT LATCHES AND
EDGE TRIGGERED FLIP FLOPS
electrical characteristics over recommended operating free-air temperature range (unless otherwise
noted)
PARAMETER TEST CONDITIONS' MIN TYP 1 MAX UNIT
V|H 2 V
VlL 8 V
V|K vcc = UIN, li = -18 m/ I - 1 2 V
VOH
SN54S
VCC - MIN. Vih = 2 V. V|L = 8 V. l H • MAX
2 4 3 4
V
SN74S' 2 4 3 1
vol Vcc = M,N - V|H - 2 V, V| L = 8 V. IQL 20 mA 5 V
'OZH vcc MAX ' V|H 2 V Vq » 2 4 V 50 eA
'OZL VCC = MAX V|H 2 V. V = 5 V -50 «A
l| vCc MAX - V| = 5 5 V 1 mA
l|H VCC = MAX. V, = 2 7 V 50 »A
'lL VCC = MAX - V, - 5 V -250 /xA
'os
$ VC C MAX -40 - 100 mA










CLK and OC a 4 V D inputs at V 180
'For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions
'All typical values are at Vcc * 5 V ' TA 25°C.













MIN TYP MAX MIN TYP MAX
'mii
C L - 15pF. R L - 2800.
See Notes 2 and 4
75 100 MHz
'Pl_H





7 14 8 15
ni
tPHL 12 18 11 17
'P2H Output
Control






Any Q C L "5pF. R L
= 280n.
See Note 3
6 9 5 9
ni
<PLZ 3 12 7 12
NOTES 2 Maximum clock frequency is tested with all outputs loaded
4 Load circuits and voltage waveforms are shown In Section 1
'max maximum clock frequency
tp|_n propagation delay time, low to-high level output
tPHL m propagation delay time, high-to low-level output
tpZH output enable time to high level
'PZL " output enable time to low level
IPHZ output disable time from high level
'PLZ " output disable time from low level
Texas 4?
Instruments
POST OFFICE BOX 655012 • DALLAS. TEXAS '5265
2 889
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SN54LS373. SN54LS374, SN54S373, SN54S374,
SN74LS373, SN74LS374. SN74S373. SN74S374
















































CLOCK CIRCUIT FOR BUS EXCHANGE




r LS374 OR S374 <G YOY1£~
ENABLE SELECT I B Y3 1 , LS374 OR S374 <
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APPENDIX H
OCTAL BUFFER TECHNICAL DATA (SNJ54LS244)
SN54LS240. SN54LS241. SN54LS244. SN54S240. SN54S241. SN54S244.
SN74LS240. SN74LS241, SN74LS244, SN74S240, SN74S241, SN74S244
OCTAL BUFFERS AND LINE DRIVERS WITH 3 STATE OUTPUTS
APRIL 1985-REVlSEO MARCH 1988
• 3- State Outputs Drive Bus Lines or Butter
Memory Address Register
• PNP Inputs Reduce DC Loading
• Hysteresis at Inputs Improves Noise Margins
description
These octal buffers and line drivers are designed
specifically to improve both the performance and densi-
ty of three-state memory address drivers, clock drivers.
and bus-onemed receivers and transmitters. The
designer has a choice of selected combinations^ inver-
ting and noninverting outputs, symmetrical G (active^
low output controll inputs, and complementary G and G
inputs. These devices feature high fan-out, improved
fan-in. and 400-mV noise-margin The SN74LS' and
SN74S can be used to drive terminated lines down to
133 ohms.
The SN54' family is characterized for operation over the
full military temperature range of
-55'C tC-125 cC. The





SN54S J OR W PACKAGE
SN74-S OW OR N PACKAGE
ITOP VIEW)
igC -u ?0 Dvcc
1A1 C 2 19 ]2G 2G
2Y4C 3 8 ]1Y1




1A4L 8 3 ]2A2
2YlC 9 "2 1Y4
gndC 10 ]2A1
























\ 9 10 11 12 13 /\ r-ir-if—11—if—\ /
- a - v 9> z < > <
fN (J rs «- fN
schematics of inputs and outputs
LS240. LS241. LS244













G and G 'nputs Reg = 2k!!NOM








R = 50 .: MOM
S240. S241. S244
h - 25 :'. NOM
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SN54LS240, SN54LS241, SN54LS244, SN54S240. SN54S241, SN54S244,
SN74SL240, SN74LS241, SN74LS244, SN74S240, SN74S241, SN74S244
OCTAL BUFFERS AND LINE DRIVERS WITH 3 STATE OUTPUTS
logic symbols 1
























































'These symbols are in accordance with ANSI/IEEE Std 91 1984 and IEC Publication 617-12.




































Pin numbers shown are tor DW J. N. and W packages
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VQC ^e Note 1 ) 7 V
Input voltage LS Circuits 7 V
S Crcuits 5.5 V
Off state output voltage 5.5 V
Operating free air temperature 'ange SN54LS', SN54S' Circuits - 55 C to 125"C
SN74LS'. SN74S' Circuits O'Cto 70"
C
Storage temperature range - 65" C to 1 50'
NOTE 1 vo'i«« viiuti 4,« witn r«io*cl TO -••*.Of- 9'Ouno tt'mintl
2-692 Texas 4?Instruments
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SN54LS240. SN54LS241. SN54LS244. SN74LS240. SN74LS241, SN74LS244





MIN MOM MAX MIN NOM MAX
VCC Suppiv voltage [|M Note 1
1
45 5 55 4 75 5 5 25 V
V|h High-level input voltage 2 2 V
V
| l Low-level input voltage 07 08 V
'OH High-level output current - 12 - 15 IDA
'OL Low-level output current 12 24 rnA
T^ Operating free-air temperature -55 125 70 'C
NOTE 1 Voltaga .a'.jtji *f« w.th raspact to network g'Ound «fi
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
>..-t SN54LS' SN74LS" UNIT
MIN TYPt MAX MIN TYP» MAX
V|K V CC • MIN 1, - - 18mA - 15 - 1 5 V
Hysteresis
<Vt+ - V T-'
VCC -MIN 2 4 2 4 V
VOH
Vcc" MIN '
l0H - - 3 mA
V, H >2V. V| L -MAX. 24 34 24 34
V
V CC " MIN.
lOH'MAX




V| L - MAX
V|H *2V, l0L - 12mA 04 04 V
Iq l « 24 mA 05
'OZH V CC " MAX.
V, L - MAX
V| H -2 V. V " 2 7 V 20 20
MA
'OZL Vq " 04 V - 20 -20
'I Vcc * MAX. V| 7 V l 1 mA
l|H Vcc * MAX V| 2.7 V 20 20 mA
'IL. VCC" MAX. V| L - 04 V -02 - 02 mA









LS240 26 44 26 44
LS241, LS244 27 46 27 46
All outputs
disabled
LS240 29 50 29 50





For conditions ihown as MIN or MAX. uM tha appropriate value speci*iad undir ricomrmndld operating condition*
I All typical valueiere at V cc - 5 V, T A - 25
3
C
- Not mora than ona output should 0* shorted at a time, and duration o< tha short circuit should not axceeo ona sacond




MIN TVP MAX MIN TVP MAX
''PLH
R L -667n. C L s 45pF,
See Note 2
9 14 12 18 ns
<PHL 12 18 12 18 ns
'PZL 20 30 20 30 ns
•PZH '5 23 '5 23 ns
'PLZ R u -667n, C L = 5pF.
See Note 2
10 20 10 20 ns
'PHZ 15 25 '5 25 "S
NOTE 2 Load circuits and voltage waveforms are shown m Section 1
Texas ^r
Instruments
POST OFFICE BOX 85501 2 • DALLAS TEXAS '5285
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SN54S240, SN54S241. SN54S244. SN74S240, SN74S241, SN74S244,





MIN MOM MAX MIN NOM MAX
Vcc Sudd y vo.tage 'see Note 1 i 45 5 55 4 75 5 5 25 V
V|n H.gh-ieve. tnpui voltage 2 2 V
V|[_ Lo*ceve input voyage 08 08 V
Iqm H gn -eve output current - 12 - 15 mA
|Q(_ Low- evei output current 48 64 mA
Externa' res stance betwwr any nout ano Vqc Or fOund 40 40 kn
T A Ooeratmg t'ee-ai' temperatu'e 'see Note 31 - 55 125 70 'c
NOTES 1 N/oiiage .a'jes are y\*th 'esoect to network grouno term.nai
3 An SN54S24U ooeratmg at frM-«if Ttmpt'itur« above 1 '6 C requires e heat |ii that provides a thermal retittence from case to
free air R *CA- ° f nOT m° r» tn »n 40'
C
'W




MIN TYP* MAX MIN TYP* MAX







V CC - MIN.
lOH .-1mA




l0H « - 3 mA
V|H" 2V. V| L - 08 V. 24 34 24 3.4
Vcc " WIN
lOH • MAX





V|H -2 V. V| L - 8 V.
0.55 0.55 V
V)
'OZH V CC" MAX -
V IL - 08 V.
V IH -2V. V - 24 V 50 50
»A
'OZL V -0.5V -50 -50
1 Vcc " MAX . V, - 5 5 V 1 1 mA
l|H VCC - MAX. V| • 2 7 V 50 50 «A
'll_
Any A
Vcc " MAX V, - 5 V
-400 -400 uA
Any G - 2 - 2 mA
'OS? v Cc " MA * 50 - 225 -50 - 225 m A
'cc
Outputs nigh
V Cc MAX, Outputs open
S240 80 123 80 135
mA
S241 S244 95 147 95 160
Outputs lOW
S240 100 145 100 150
S241, S244 120 170 120 180
Outputs
d-sapied
S240 100 145 100 150
S241 S244 120 170 120 180
For conait.onj shown » min or MAX. uie tn« appropriate value specified under recommended operating conditions.
Jam typicai waives are at V Cc = 5 VTA = 25 C
c Not more Than on* output thou id be shorted et a time, and duration of the short circuit should not exceed one second
2-694 Texas ^rInstruments
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SN54S240. SN54S241, SN54S244. SN74S240. SN74S241, SN74S244,
OCTAL BUFFERS AND LINE DRIVERS WITH 3 STATE OUTPUTS





MIN TVP MAX MIN TYP MAX
<PLH
R L -90n. C L -50pF.
See Not* 4
45 7 6 9 it
'PHL 45 7 6 9 ni
'PZL 10 15 10 15 il
r PZH 6.5 10 8 12 ni
'PLZ R L -90n. C L -5pF.
Sm Note 4
10 15 10 15 ni
<PHZ 6 9 6 9 ni
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SN54LS240, SN54LS241. SN54LS244, SN54S240, SN54S241, SN54S244.
SN74LS240. SN74LS241. SN74LS244. SN74S240. SN74S241. SN74S244
OCTAL BUFFERS AND LINE DRIVERS WITH 3 STATE OUTPUTS
DRIVER
1/8 LS241/S241










INPUT OUTPUT INPUT OUTPUT INPUT OUTPUT INPUT OUTPUT INPUT OUTPUT
































INDEPENDENT 4 BIT BUS DRIVERS/RECEIVERS
IN A SINGLE PACKAGE
_l
SYSTEM AND/OR MEMORY ADORES* BUS
LS240/S240 USED AS SYSTEM AND/OR MEMORY BUS ORIVER-4-BIT
ORGANIZATION CAN BE APPLIED TO HANDLE BINARY OR BCD
1/4 LS241/S241 PARTY-LINE 1/4LS241




CONTROL INPUT OUTPUT CONTROL
M H B A L L







WITH MULTIPLE INPUTS. OUTPUTS. AND RECEIVERS
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APPENDIX I
DUAL MONOSTABLE MULTIVIBRATOR TECHNICAL DATA
(SNJ54LS221)
SN54221. SN54LS221. SN74221. SN74LS221
DUAL MONOSTABLE MULTIVIBRATORS
WITH SCHMITT TRIGGER INPUTS
DECEMBER 1983-REVISED MARCH 1988
SN64Z21. SN64LS221. SN74221 and
SN74LS221 Ara Dual Version* of Highly
Stable SN64121. SN74121 One Shot* on
a Monolithic Chip
SN64221 and SN74221 Demonstrate
Electrical and Switching Characteristics
That Ara Virtually Identical
to the SN64121. SN74121 One-Shots
• Pin-Out la Identical to the SN54123.
SN74123. SN64LS123. SN74LS123
• Overriding Clear Terminates
Output Pulse
TYPICAL MAXIMUM
TYPE POWER OUTPUT PULSE
DISSIPATION LENGTH
SN54221 130 mW 21 »
SM74221 130 mW 28
1
SNS4LS221 23 mW 49*
SN74LS221 23 mW 70.
description
The '221 and 'LS221 are monolithic dual multi-
vibrators with performance characteristics virtually
identical to those of the '121. Each multivibrator
features a negative-transition-triggered input and a
positive-transition-triggered input either of which can
be used as an inhibit input.
Pulse triggering occurs at a particular voltage level and
is not directly related to the transition time of the
input pulse. Schmitttrigger input circuitry (TTL
hysteresis) for B input allows jitter-free triggering
from inputs with transition rates as slow as 1 volt/
second, providing the circuit with excellent noise
immunity of typically 1.2 volts. A high immunity to
V(x noise of typically 1.5 volts is also provided by
internal latching circuitry.
Once fired, the outputs are independent of further
transitions of the A and B inputs and are a function
of the timing components, or the output pulses can
be terminated by the overriding clear. Input pulses
may be of any duration relative to the output pulse
Output pulse length may be varied from 35 nano-
seconds to the maximums shown in the above table
by choosing appropriate timing components. With
^ext ~ 2 kf2 and Cex t 0. an output pulse of typi-
cally 30 nanoseconds is achieved which may be used
as a d-c-tnggered reset signal Output rise and fall
times are TTL compatible and independent of pulse
length. Typical triggering and clearing sequences are
illustrated as a part of the switching characteristics
waveforms.
SN54221 SN54LS221 J OR W PACKAGE
SN74221
. . . N PACKAGE
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'This condition is true onlv 'I the output ot the latch
formed By the two NAN0 gates has been conditioned
to the logic 1 state prior to ClFt going high This latch
is conditioned by taking either A high or B low while ClR
is inactive (high)
'Pulsed output patterns are tested during AC switching
at 25°C. with RexI = 2 kl! C ext = 80 pF
221
SN54221, SN54LS221, SN74221. SN74LS221
DUAL MONOSTABLE MULTIVIBRATORS




Pulse width st a D 1 1 1 1 y is achieved through internal compensation and is virtually independent of Vr^c ar| d temperature
In most applications, pulse stability will only be limited by the accuracy of external timing components
Jitter-free operation is maintained over the full temperature and Vqq ranges for more than six decades of timing
capacitance (10 pF to 10 uF| and more than one decade of timing resistance (2 kf2 to 30 kf2 for theSM54221, 2 kS7 to
40 kfi for the SN74221, 2 kV. to 70 kft for the SN54LS221. and 2 ktt to 100 kft for the SN74LS221). Throughout
these ranges, pulse width is defined by the relationship tw (out) - Ce xt R ext l"2 * 7 CextFlext ln circuits where
pulse cutoff is not critical, timing capacitance up to 1000 uF and timing resistance as low as 1 4 kf2 may be used. Also,
the range of I'tterf ree output pulse widths 'S extended if Vqq is held to 5 volts and free air temperature is 25 C. Duty
cycles as high as 90°o are achieved when using maximum recommended Rj Higher duty cycles are available if a certain
amount of pulse-width jitter is allowed
The variance in output pulse width from device to device is typically less than ± 0.5% for given external timing compon
ents An example of this distribution for the '221 is shown m Figure 2 Variations in output pulse width versus supply
voltage and temperature for the '221 are shown in Figure 3 and 4 respectively.
Pin assignments for these devices are identical to those of the SN54123/SN74123 or SN54LS123/SN74LS123 so that
the '221 or 'LS221 can be substituted for those products in systems not using the retngger by merely changing the
value of P>ext ahd/or Cexl_, however the polarity of the capacitor will have to be changed










NOTE Due to the internal circuit, the F«ext'Cext P' n wl" "ever be
more positive than the C ext pin
Pin numbers shown ere for D. J. N end W packages





























'This symbol is in accordance with ANSI/IEEE Std 91 1984 end
IEC Publication 617-12
LS221





TYPICAL OF ALL OUTPUTS EQUIVALENT OF
EACH INPUT
Input A RN " 25 ki: NOV
Input B Rjq = 15 4 kl! NOM
Clear R^ . 12 5 klJ NOM












MIN NOM MAX MIN NOM MAX
Supply voltage VcC 4 5 5 5 5 4 75 5 5 25 V
High-level input voltage at A input. V| H 2 2 V
Low-level input voltage at A input. V|j_ 8 8 V
High-level output current, qh -800 -800 *A
Low-level output current. Iql 16 16 mA
Rate of rite or fall of input pulse, dv/dt
Schmirt input. B 1 1 V/i
Logic input. A 1 1 ViM
Input pulse width
A or B. tw( jn | 50 50
n»
Clear, t^^,,,,) 20 20
Clear-mactivestate setup time. t$u 15 '5 n»
External timing resistance, Rex j 1 4 30 1 4 40 kQ
External timing capacitance. Cext 10O0 1000 *f
Output duty cycle
R ext = 2 kQ 67 67 %
"ext - MA* "ext 90 90
Operating free-air temperature. T^ 55 125 70 "C
electrical characteristics over recommended operating free-air temperature range (unless otherwise
noted)
PARAMETER TEST CONDITIONS' MIN TYP* MAX UNIT
V-r . Positive-going threshold voltage at B input v^c = MIN 1 55 2 V
V-r _ Negative-going threshold voltage at B input Vcc MIN 8 1 35 V
V|k Input clamp voltage V c c = MIN. I| = - 12 mA - 1 5 V
Voh High-level output voltage Vcc * MIN 'OH - -80O»A 2 4 3 4 V
VQL Low-level output voltage Vcc = MIN Iql = 16 mA 2 4 V
ii Input current at maximum input voltage VCC = MAX, V, = 5 5 V 1 mA
i, H High-level input current Vcc " MAX v l = 2 4 v
Input A 40
*A
Input B. Clear 80
IlL Low-level input current VCc " MAX - v l " ° * v
Input A - 1 6
mA
Input B. Clear -3 2








'For conditions shown as MIN or MAX. use the appropriate value specified under recommended operating conditions
: AH typical values are at Vcc = 5 v TA = 25 °C












WITH SCHMITT TRIGGER INPUTS






TEST CONDITIONS MIN TYP MAX UNIT
<PLH
A Q
CL > 15 pF,
R L - 400 SI.
See Figure 1
and Noie 2
C ex , = 80 pF. R e)( , - 2 kfi
45 70
ns




B Q 40 65
'PHL Clear Q 27 ns
'PLH Clear Q 40 ns
wloutl A or B QorQ
Cex , = 80pF R ex , = 2 kn 70 110 150
nsC„,, = 0, R ex , » 2 kn 20 30 50
C„, = 100 pF.R„, = 10 kf! 650 700 750
Cex," 'nF. "„, * 10 kfi 6 5 7 7 5 ms
'tp|_H Propagation delay time, low-to high level output
IPHL " Propagation delay time, high-to-low-level output
'wloutl Output pulse width

















MIN NOM MAX MIN NOM MAX
Supply voltage Vcc 4 5 5 5 5 4 75 5 5 25 V
High level input voltage at A input V| H 2 2 V
Low level input voltage at B input. V| L 7 8 V
Hign level output current. iq h -400 -400 *A
Low-level output current. Iqi 4 8 mA
Rate o' nae or fall of input pulae. dv/dt
Schmirt. 8 1 1 V/s
Logic input. A 1 1 VV»
Input pulta width
A or B. t w(in| 50 50
na
Clear. tW ( C iear| 40 40
Clearmactive-state setup time. tSu 15 15 na
External timing reaistance, RexI 1 4 70 1 4 100 kfl
External timing capacitance. C e „, 1000 1000 »F
Output dutv cycle
RT - 2 kQ 50 50 %
flT =. MAX R,„ 90 90





MIN TYP* MAX MIN TYP 1 MAX
Positive going threshold
VT + "
voltage at 8 input
vcc = MIN 10 2 1 2 V
Negative-going threshold
voltage at B input
vcc MIN 7 9 08 0.9 V
V|K Input clamp voltage vcc = MIN l| » - 18 mA -1 5 -1 5 V
Vqh High-level output voltage vcc =. MIN. Iqh - "400 MA 2 5 3 4 2 7 3 4 V
Vql Low-level output voltage vcc - MIN
Iql 4 mA 25 04 25 04
V
|QL - 8 mA 35 5
Input current at
l|
maximum input voltage vcc
= MAX. V| = 7 V 1 0.1 mA
i| H High-level input current ^cc = MAX V| = 2 7 v 20 20 mA
iiL Low-level input current
Input A
vcc = MAX, V| = 4 V
-0 4 -0 4
mAInput B -0 8 -0 8
Clear -08 -0 8
'OS Short-circuit output current' vcc MAX -20 - 100 -20 - 100 mA
vcc
Quiescent 4 7 1 1 4 7 1 1
mA





'Por conditions snown as MIN or MAX. use the appropriate value specified under recommended operating conditions
'All typical values are at V^q 5 V, TA 25 °C
'Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second
Texas *S*
Instruments





WITH SCHMITT TRIGGER INPUTS









R L - 2 kfi.
See Figure 1
•nd Note 3
C„, - 80 pF, R„, - 2 kfl
46 70
m
B Q 35 56
«PHL
A Q SO 80
ni
B Q 40 66
"PHL. Clear Q 36 55 n«
<PLH Clear Q 44 66 n$
'w(out) A or B Q or 5
C„, - 80 pF. R,K , - 2 kfl 70 120 150
ntC.»t-0. R,„-2kf! 20 47 70
C tl<t - 100 pF,R fx , - 10 kfl 670 740 810
C,„,-1hF. R„,-10kn 6 6.9 7.5 rm
1
tpi_H m Propagation delav time, lowto-high-level ojtput
tpH L • Propagation delay time, highto-low-level output
TwiouT 1 Output pulse width
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i ;>___—/. ovU—*f- 'PLH f 1 'PHL
1/ V<
v0H
Q OUTPUT 1—f I > v0L
M "f-tp !• * 'PLH
il ly V0H
Q OUTPUT
A input it low.
TRIGGER FROM B. THEN CLEAR-CONDITION 1
J ^ • vol






> g o v
TRIGGERED ..
V sr--^Q0UTPU
-I -> t \ v0L
NOT TRIGGERED "-'wloutl *<
A input is low




I [• -50 ns-






J V VqhQ OUTPUT V0L
A input is low
TRIGGERING FROM POSITIVE TRANSITION OF CLEAR
FIGURE 1 -SWITCHING CHARACTERISTICS
B INPUT J. \
(\ \ V
U >60 ns m\ |/)
u / 3 v ^




A .nput is low TRIGGER FROM B, THEN CLEAR-CONDITION 2 JT
TicVAC ^^^r
Instruments 2687
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SN54221. SN54LS221, SN74221. SN74LS221
DUAL MONOSTABLE MULTIVIBRATORS
WITH SCHMITT TRIGGER INPUTS
PARAMETER MEASUREMENT INFORMATION
• "wlinl- 2 V
A INPUT
j\ /. OV





















Q OUTPUT \ /A (- vql
tpHL U H
B .npul .s high TRIGGER FROM A. THEN CLEAR
3 V
A INPUT f o v
v0H
v0L
O Q OUTPLTT Jf V
»j *• 'wloutl *i
X 1 m 'ivloml w VnwO
_ v 1/
(6 Q OUTPUT * 4-
</) \ '-^ v l
B end CLEAR input! ere high
TRIGGER FROM A
NOTES A Input pulses ara supplied bv generetors having the following characteristics: PRR < 1 MHl Z oul * 50 fl. for '221, t r < 7 ns,
if < 7 ne, tor LS221 t r < IS ni ., v 6 n I
B An measurements ara made Detween the 15V points of the indiceted transitions tor the 22 1 or between the 1 ,3 V point* for The
LS221
FIGURE 1-SWITCHING CHARACTERISTICS (CONTINUED)
Texas ^r
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WITH SCHMITT TRIGGER INPUTS
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tw |out )-Output Pulse Width
FIGURE 2
















VCC " 5 V
-Cext = 60 pF -
R ex t " 1 0kf2
I













' TA -" 25 C -F
10 ns — L
1 2 4 7 10 20 40 70 100
R ext -Timing Resistor Value-kf}
FIGURE 5
4 Thtt* valuat o* rmmncl axCMd tht maximum rlcomm»ndld for UM ovir tna full lemoafalura range o' tha SN54221
'or it^ot'iij'ti Dalow C and abovt 70 C. and 'or suop'v voltages below A 75 V and above 5 25 V a'e eooi'cab'e lor
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DUAL D-TYPE FLIP FLOP TECHNICAL DATA (SNJ54LS74A)
SN5474. SN54LS74A, SN54S74.
SN7474, SN74LS74A. SN74S74
DUAL D TYPE POSITIVE EDGE TRIGGERED FLIP FLOPS WITH PRESET AND CLEAR
DECEMBER 1983 - REVISED MARCH 1988
Package Options Include Plastic "Small
Outline Packages. Ceramic Chip Carriers
and Flat Packages, and Plastic and Ceramic
DIPs
Dependable Texas Instruments Quality and
Reliability
description
These devices contain two independent D-rype
positive-edge triggered flip-flops A low level at the
preset or clear inputs sets or resets the outputs
regardless of the levels of the other inputs When preset
and clear are inactive (highl, data at the D input meeting
the setup time requirements are transferred to the
outputs on the positive-going edge of the clock pulse
Clock triggering occurs at a voltage level and is not
directly related to the rise time of the clock pulse
Following the hold time interval, data at the input may
be changed without affecting the levels at the outputs
The SN54' family is characterized for operation over the
full military temperature range of -55°C to 125°C
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t Thi output levaii m thu configurate
to matt lh# m^imum •* •< I •n Vq h
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*'• not guaranteed
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'Tn,, symooi is m accordance with ANSI IEEE Std 91 1984
ana i£C Publication 617-12
Pin numbers shown ate 'or J N and W backages
SNS474 J PACKAGE
SN544.S74A. SN54S74 J OR W PACKAGE
SN7474 N PACKAGE
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IO Q u 10 O
•- Z Z <N <N
o
NC No intarnal connection
logic diagram (positive logic)
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DUAL D TYPE POSITIVE EDGE TRIGGERED FLIP FLOPS WITH PRESET AND CLEAR




EQUIVALENT OF EACH INPUT
_7\ .UT %—f \-*
t
l| L MAX R,,, NOM
-1.6mA 4kfi
-3 2 mA 2kn







EQUIVALENT OF EACH INPUT
INPUT • ^U--
%
l| L MAX R,,, NOM
-2 mA 2.8 kn
-4 mA 1 4 kfl
-6 mA 940 f!



























absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage. Vcc (see Note 1 )
Input voltage 74, 'S74
CS74A
Operating free-air temperature range SN54'
SN74'
Storage temperature range





















MIN NOW MAX MIN NDM MAX
V(^c Suopw vo'tagp i '. 8 5 5 4 75 5 5 25 V
V|H High eve inOUl vo'trtge 2 2 V
V|l Low 'eve' input voltage 08 08 V
'OH Hl9n lfve ' OU'PUt Cu"eni 04 - 04 mA
'OU Low evei output cuf enl 16 16 mA
t^ Pune duration
CLK high 30 30
mCLK low 37 37
PHE oi CLh" low 30 30
t|u Input ietup time before CLK T 20 20 ni
t n Input ho'd time data etie- CLK ' 5 5 n»
T A Opetat ng Utt a>r temperature - 55 1 25 n> C




MIN TYPt MAX MIN TYPi MAX
V|K vec " Mir^- 1, - - 12 mA - 1 5 - 1 6 V
VOH
l H- " 04 r
V| H - 2 V V| L - 8 V.
nA
24 34 24 34 V
vol
V(;c - MIN.
I L- 16 mA
Vm • 2 V. V| L - 08 V. 02 04 02 04 V
h VCC - MAX Vl - 5 5 V 1 1 mA
l|H
D
VCC - MAX. V| - 2 4 V
40 40
»AcTH 120 120
An Other 80 80
l|L
D
VCC -MAX. V| - 4 V
- 1 6 1 8
m A
PR?» - 1 6 - 1 6
SIR* - 3 2 - 3 2
CLK - 3 2 - 3 2
'OS' V CC - MAX - 20 - 57 , - 18 - 57 mA
ice* V CC • MAX. See Note 2 85 15 85 15 mA
'For condilioni shown at MIN or MAX. use the appropriate value specified under recommended operating conditions
* AM typical values «« at Vqq - 5 V, TA « 25°C
'Clear i% tasted with preset high and preset >s tested with clear high
'Not more than one output should be shown at a time
'Average pe< dtp flop
NOTE 2 With e'l outputs open \qq is measured with the Q and S outputs high in turn At the time of measurement the clock
grounded






TEST CONDITIONS MIN TYP MAX UNIT
'max
R L 400 f) C L 15 pF
15 25 Mrll
'Plh






IPhl 20 40 M




»OST 0"iCi ton '.:.'./ • ,«»-. tixaS 742B1
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MIN NOM MAX MIN NOM MAX
Vfc Supply vo'tegc 45 5 55 4 75 5 5 25 V
V|H H.gh level input voltage 2 2 V
'OH
Low level input voltege 7 08 V
High-level output current -04 -04 mA
lot LOAlvl' Output Curr»nt 4 8 mA
•ciotn Dock frequency 25 25 UHl
Wa Pulie duration
CLK high 25 25
n
PRE or CLR low 25 25
4u Setup time-before CLK t
High-level data 20 20
n«
Low-ievel data 20 20
Ta
Hold lime -date attar CLK ' 5 5 m
Opereting tree-eir temperature -55 125 70 °C




MIN TYP* MAX MIN TYPt MAX
VlK VCC ' MIN - l| - 18 mA - 15 -1.5 V
VOH
VCC -MIN, Vm -2V. V| L -MAX,
'OH' -04mA
25 3.4 2.7 34 V
vol
V CC -MIN. V| L -MAX. V| H -2V.
IqL - 4 mA
0.26 0.4 0.25 0.4
V
VCC - MIN. V| L -MAX, V, H - 2 V,










Vcc - MAX. V| -2.7V
20 20
«A
CLR or PRE 40 40
III.
or CLK









'OSS VCC " MA *. See Note 4 -20 - 100 -20 - 100 I mA
ICC 'Total) VcC" MAX - See Note 2 4 8 4 8 mA
' For conditions shown a* MIN or MAX
, um the iDP'OD'oti value loeot «o under ritomminoid ooifitmg conditions.
t All tvP'C»i viluM art at vcc - 5 V, TA - 25°C
§ Not moil than one outout thouid be shorted at a time, and tha duration o< (ha short circuit should not exceed om itcond
NOTE 2 With all outputs open, I ,- , >s measured with tha Q and Q outputs high m turn At tha tima o< measurement, tha dock nput »
grounded
NOTE * For certem devices where stata commutation can be caused bv sho'tmg an output to ground en equivalent tast may be performad
with Vq - 2 25 V and 2 125 V »o' tha 54 tam.ly and tha 74 Family, raspact.vaiv, with tha minimum and maximum limits raduced to
ona halt of • statad • •-»





(OUTPUTI TEST CONDITIONS MIN TYP MAX UNIT
<me«
R L 2 hf! C L - ISpF
25 33 MHz
'PLH CLR PRE or CLK Qor Q
13 25 m







Note 3 Load Circuits and voltage waveforms are shown m Section 1
Texas ^r
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MIN NOM MAX MIN NOM MAX
Vqq Suop y vouage 4 5 5 55 4 75 5 5 25 V
V| H Mign-ievei mpui vottage 2 2 V
V|i_ Low 'eve» input vo'tage C fa oe V
'OH H<ghieve output current - 1 - 1 mA
'OL Low-ieve output current 20 20 mA
t^ Pulse duration
CLK h gh 6 6
nsCLK low 73 7 3
CLR or PRE ow 7 7
t 5u Setup time, before CLK i
High-level data 3 3
m
Low leve 1 data 3 3
t n input hold time data after CLK ' 2 2 nj
T^ Operating free-3'r temperature -55 125 70 *c




MIN TYP* MAX MIN TYP* MAX
V|K V CC " MIN. 1, - - 18 mA. - 1.3 - 1.2 V
V H
Vcc " MIN .
I0H - - 1 mA
Vm 2 V. V, L -0.8 V,
2.5 34 2.7 34 V
vol
VCC -MIN.
I L ' 2° mA
V| H -2V. V| L -0.8V, 0.5 05 V
i| VCC -MAX. V, - 5.5 V 1 1 mA
l|H
D
VCC - MAX. V| • 2.7 V
50 50
*ACTH 150 150
PRl or CLK 100 100
l|L
D
VCC * MAX - V| -05 V




CLK - 4 -4
>OS< VCC " MAX -40 - 100 -40 - 100 mA
ICC* VCC " MAX, See Note 2 15 25 15 25 mA
T For conditions shown as MIN or MAX. use the appropriate value specified under recommended operating conditions
'All typical values are at Vcc = 5 v - TA * 25 °c
'Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second
Clear is tested with preset high and preset is tasted with clear high
'Average per flip-flop
NOTE 2 With all outputs open \qq is measured with the Q and Q outputs high in turn At the time of measurement, the clock input is
grounded






TEST CONDITIONS MIN TYP MAX UNIT
'max
R L 280 n. C L « 15pF
75 110 MHJ
'PLH PBTor cTr" Q Or Q 4 6 ns
'PHL
PRE or CLR (CLK highl
Q or Q 9
13 5
m
PRE or CLR (CLK low) 5 8
'PLH CLK Qor O
6 9 ns
'PHL 6 9 ns
NOTE 3 Load circuits and voltage waveforms are shown in Section 1
2-240 Texas ^r
Instruments
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QUADRUPLE 2 INPUT POSITIVE NAND GATES
DECEMBER 1983 REVISED MARCH 1 988
Package Options Include Plastic "Small
Outline" Packages. Ceramic Chip Carriers
and Flat Packages, and Plastic and Ceramic
DIPs
» Dependable Texas Instruments Quality and
Reliability
description
These devices contain four independent 2-mput-
NAND gates
The SN5400. SN54LS00. and SN54S00 are
characterized for operation over the full military
temperature range of -55°C to 125°C The
SN7400, SN74LS00. and SN74S00 are
characterized for operation from 0°C to 70°C.



























SN541S00 SN54S00 J OR W PACKAGE
SN7400 N PACKAGE
SN74LSOO. SN74S00 OR N PACKAGE
(TOP VIEWI




























SNS4LSO0 SN54S00 FK PACKAGE
(TOP VIEWI
u
on < o u a




T JT II 1 1—
I
2 1 20 19 \
1 Y ]" ,8 C 4A
NC 5s "C NC
2A > 16 £ 4Y
NC 3' •9C NC
28 > ,4[ 3B













' This symbol is in accordance with ANSI IEEE Std 911 984 and
IEC Publication 617 12
Pin numbers shown are tor J and N packages
> Q (j > <
csi 2 2 r> co
NC No internal connection































Resistor values shown ate nominal
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, Vcc 'see Note II 7 V
Input voltage: 00. 'S00 5.5 V
'LSOO 7 V
Operating free-air temperature range: SN54' -55°C to 125°C
SN74' ... 0°C to 70°C
Storage temperature range -65°C to 150°C
NOTE 1 Voltage values are with respect to network ground terminal
2-4 Texas ^?
Instruments
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WIN NOM MAX MIN NOM MAX
Vqc Suop'v voltage 45 5 5 5 4 75 5 5 25 V
v IH High-level input voltage 2 2 V
V||_ Low-level input voltage 08 08 V
'OH High-level Output current - 04 -04 mA
'OL Low-level output current 16 16 mA
T^ Operating tree-air temperature -56 125 70 °C




MIN TYPt MAX MIN TYPt MAX
V|K VcC ' MIN - 'l " - 12 mA - 1 5 - 1 5 V
VOH Vcc - MIN V| L -08V, l OH --04mA 24 34 24 34 V
vOL VCC - MIN. V| H "2V. l L" 16mA 02 04 02 04 V
'I VCC * MAX. V| • 5 5 V 1 1 mA
l|H vcc " MAX - V
'
" 2* V 40 40 MA
'IL Vqc MAX. V, 4 V - 1 6 - 1 6 mA
'OS* VCC • MAX - 20 - 55 -18 -55 mA
'CCH Vcc ' MAX. V| - V 4 8 4 8 mA
'CCL Vcc " MAX. V, - 4 5 V 12 22 12 22 mA
T Pot* conO'tont |how" at Ml N Or MAX. ult th» »pd'00"h« v«lu< tp*Cifi«d und«r 'KOmm»nrJ»d OP^'lting. conrJit'Oni
1 am tvo'cai vnutf an at v cc - 5 v, t a - 25°C
| Not mo'l th*r oni output fftOuld D« fhorttO it • tim«






TEST CONDITIONS MIN TYP MAX UNIT
'PLH












NOTE 2 Loao: circuits and voltage waveforms are shown in Section 1
Texas ^r
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MIN NOM MAX MIN NOM MAX
VCC Suppiv voitage 4 6 5 5 5 4 75 5 5 25 V
V| M Hig* eve' >npu' voltage 2 2 V
V|(_ Low-ievei pou' voitage 7 08 V
iq h M,gh level output cu"eit - 4 - 04 mA
'OL LOW'>eve output current 4 8 mA
T A Opetatng tree-a.r tempe-a u'f - 55 125 70 °C
electrical characteristics over recommended operating free air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS t
SN54LSO0 SN74LSOO
UNIT
MIN rvPt MAX MIN TYPt MAX
ViK vcc * V ' N 1, - 18mA - 1 5 - 1 5 V
"OH Vqq * MIN V| L • MAX, Iq h - 4 "-A 2 5 3 4 2 7 3 4 V
VOL
Vcc " M "NJ rt 2 V. I 0L 4 mA 25 4 25 04
V
V C C * VIN V|M " 2 V. I 0L - 8mA 035 05
l| Vcc ° MAX, V| • 7 V 1 1 mA
l|M vcc " max. V, • 2 7 V 20 20 uA
lL V Cc " MAX. V, - 4 V - 04 - 04 mA
'OS* Vcc MAX - 20 - 100 - 20 - 100 mA
'CCH V CC " MAX. V| - V 08 16 08 16 mA
'CCL Vcc " MAX. V, 4 5 V 2 4 4 4 2.4 44 mA
T Fo' cond.iioni mown %t MiN O' MAX, u»« th# •pp'Opri«T« vslu* lo«e'T.td und«r ricommindM Op«'«Tino COOdit.ont
t An typ.ctl vlljM • • •* V CC - 5 V. T A - 25°C
| Not rnorm than oni Output ihOuld Dt IhO'tta IT • Trn# ma Th« Ou'ltiOn o' Th# short Circuit ihoulO not txCMd on* Mcorirj






TEST CONDITIONS MIN TYP MAX UNIT
<PLH
A ot B Y R L 2kli, C L !5pF
9 15 nt
'PHL 10 15 nt
NOTE 2 Load circuits and voliage wavetorms are shown in Section 1
2-6 Texas *<
Instruments
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v, H High-level input voltage
Vil Low-level .nput voltage 08
IQH Hign-level output current
'OL Lovv-ievei output current
T^ Operating free-ai' temperature
electrical characteristics over recommended operating free-air temperature range (unless otherwise notedj
PARAMETER TEST CONDITIONS t
SN54S00 SN74S00
UNIT
MIN TYPt MAX MIN TYP» MAX
V|K vcc = MIN - 1, -18 mA -1 2 -1 2 V
VOH vcc = MIN V| L 08 V, lQH - -1 mA 2.5 3 4 2 7 3.4 V
vol vCc VIN V| H "2 v. iol = 20 mA 05 05 V
>i
vcc " MAX V| =55 V 1 1 mA
l|H VCC " MAX, V, - 2 7 V 50 50 liA
hL VCC MAX. V, • 05 V -2 -2 mA
'OS* Vcc " WAX -40 -100 -40 -100 mA
'CCH VCC - MAX V| " V 10 16 10 16 mA
'CCL Vcc = M AX V| * 4 5 V 20 36 20 36 mA
T FO' eondit.onj ihown «i MlN Of WAX u*« th» aOD'OD'-»ta vlui lD«c<<iia undB' '•commandad operating conflitiOni.
t All tvP-cti valun ir« at VCC » 5 V. T A = 25
CC
J Not mori than or>a Output *h.Ould Ot Iho'ttd *t « tim«. and tha duration o' The |hon-Circuit fhou'd not IxcHd on| wcortd




TEST CONDITIONS MIN TVP MAX UNIT
'PLH
R L " 280 Jl. C L " 15 pF
3 4 5 ns
'PHL
A or B Y
3 5 ns
'PLH










NOTE 2 Load circuits and voltage waveforms are snown m Section
Texas ^r
Instruments




SUMMARY OF DATA WORDS LOST FROM ORIGINAL MUSTANG
FLIGHT DATA



















































































































































































































































































































































































































































































































































3700 East Poniiac Street
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4.0 MAXIMUM OPERATING VOLTAGES *
Cathode to MCP input 180
MCP input to MCP output " 1820
MCP output to Phosphor 6000
* voltages for 50,000 e
4.1 USE WITH POWER SUPPLY



















9 50 K e gain




Set for 1820V at 10V Control
252
-uHiM ^ncci c-
















180 Phosphor Voltage 6000
GAIN CHARACTERISTICS 9 Foot-Candles Input
1400 1500 1600 1700 1800
253
HLLIAMPS PER WATT
*> \* * '-* ^ -- » •* o
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Development of an NPS
Middle Ultraviolet
Spectrograph (MUSTANG)
electronic interface
package.
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